

行政院國家科學委員會專題研究計畫 成果報告

高性能晶片電感器與變壓器之設計特性分析與應用 研究成果報告(精簡版)

計畫類別：個別型
計畫編號：NSC 98-2221-E-009-044-
執行期間：98年08月01日至99年07月31日
執行單位：國立交通大學電信工程學系(所)

計畫主持人：吳霖峰

計畫參與人員：碩士班研究生-兼任助理人員：蔣菡澤
博士班研究生-兼任助理人員：彭安賢
博士班研究生-兼任助理人員：王岳華

處理方式：本計畫可公開查詢

中華民國 99年12月12日

IEICE TRANSACTIONS

on Electronics

Journal of Microwave Technology and Applications

Embedding Method for On-Wafer Noise

MOSFETs

Member, Ming-Hsiung CHO¹, and Lin-Kuo WU², Nonmember

Abstract: This paper presents a novel noise de-embedding method for MOSFETs. The proposed method is based on the open-circuit noise de-embedding technique. The main idea is to extract the parasitic elements by subtracting the noise of the probe pads from the measured noise of the MOSFET. The proposed method is applicable to the noise de-embedding of MOSFETs with arbitrary noise de-embedding parameters. The proposed method is verified by comparing the measured noise of the MOSFET with the simulated noise of the MOSFET. The proposed method is also compared with the noise de-embedding method based on the series impedance method. The proposed method is shown to be more accurate than the series impedance method.


1. Introduction

Parasitic elements are an extremely important factor in the design of high-frequency RF/microwave systems. Many reliable device models require accurate parasitic measurements. Modeling test legs should be carefully designed to reproduce and remove the external parasites surrounding the fixed devices. To extract the intrinsic device characteristics from microwave measurements, much research effort has been devoted in this subject and many methods for parasitic de-embedding have been proposed over the past years. The open-circuit de-embedding method [1] was developed to subtract the short admittance of the probe pads and interconnects by using an open-circuit stub structure. Although these are very effective methods for removing the unwanted parasitics [2]–[4], the conventional de-embedding procedure is still the current industry practice. The physics-based de-embedding analysis techniques, such as series lumped-circuit models, are used to model the parasitic networks. However, as the device is operated at increasing frequencies and/or its interconnect length is considerable, these lumped-circuit models may be invalid due to the distributed nature of parasitic elements. Recently, a noise de-embedding method based on the series impedance [5] was presented. It uses the series impedance to subtract the pad admittance and

chip area consumption for test structures. Although the cascade de-embedding schemes are quite suitable for application in the microwave/millimeter-wave regions, the parasitic effects of the hanging leg between the MOSFET and ground plane are neglected in these cascade methods [7]. In this study, we propose a scalable noise de-embedding method by further taking into account the series impedance of the probe pads and the parasitic effects of hanging leg. To validate the proposed method, the MOSFETs and de-embedding standards were fabricated using a standard 0.25- μm CMOS technology, and the noise and S -parameter measurements were taken up to 18 GHz and 20 GHz, respectively.

2. Proposed Noise De-Embedding Procedure

As illustrated in Fig. 1(a), an open, short, and thru are employed in this proposed method. Here we also apply the



VOLE92-C
NO.9
SEPTEMBER 2009

A PUBLICATION OF THE ELECTRONICS SOCIETY



The Institute of Electronics, Information and Communication Engineers
Kikai-Shinko-Kaikan Bldg., 5-8, Shibakoen 3chome, Minato-ku, TOKYO, 105-0011 JAPAN

A Flexible Microwave De-Embedding Method for On-Wafer Noise Parameter Characterization of MOSFETs

Yueh-Hua WANG^{†a)}, Member, Ming-Hsiang CHO[†], and Lin-Kun WU[†], Nonmembers

SUMMARY A flexible noise de-embedding method for on-wafer microwave measurements of silicon MOSFETs is presented in this study. We use the open, short, and thru dummy structures to subtract the parasitic effects from the probe pads and interconnects of a fixtured MOS transistor. The thru standard are used to extract the interconnect parameters for subtracting the interconnect parasitics in gate, drain, and source terminals of the MOSFET. The parasitics of the dangling leg in the source terminal are also modeled and taken into account in the noise de-embedding procedure. The MOS transistors and de-embedding dummy structures were fabricated in a standard CMOS process and characterized up to 20 GHz. Compared with the conventional de-embedding methods, the proposed technique is accurate and area-efficient.

key words: de-embedding, microwave, MOSFETs, noise, RF, silicon

1. Introduction

Wafer-level device characterization is extremely important for the design of high-performance RF/microwave integrated circuits. Since reliable device models require accurate on-wafer measurements, modeling test keys should be carefully designed to reproduce and remove the external parasitics surrounding the fixtured devices. To extract the intrinsic device characteristics from microwave measurements, much research effort has been devoted to this subject and several methods for parasitic de-embedding have been reported over the past years. The open-short de-embedding method [1] was developed to subtract the shunt admittance and series impedance of the probe pads and interconnects by employing an open and a short structure. Although there are many other methods for eliminating the unwanted parasitics [2]–[4], the open-short de-embedding procedure is still the current industry standard. The physics-based de-embedding methods mentioned above utilize lumped-circuit assumptions to model the parasitic networks. However, as the device is operated at microwave frequencies and/or its interconnect length is considerable, these lumped-circuit models may be invalid due to the distributed nature of silicon-based test fixtures. Recently, a noise de-embedding method based on cascade configuration [5] was presented. It uses open and thru dummies to subtract the pad admittance and interconnect parasitics and does not require any lumped-circuit representation. A cascade-based scalable noise de-embedding method [6] was also developed to reduce the

chip area consumption for test structures. Although the cascade de-embedding schemes are more suitable for application in the microwave/millimeter-wave regime, the parasitic effects of the dangling leg between the MOSFET and ground plane are neglected in these cascade methods [7]. In this study, we propose a scalable noise de-embedding method by further taking into account the series impedance of the probe pads and the parasitic effects of dangling leg. To validate the proposed method, the MOS transistors and de-embedding standards were fabricated using a standard 0.25 μm CMOS technology, and the noise and S -parameter measurements were taken up to 18 GHz and 20 GHz, respectively.

2. Proposed Noise De-Embedding Procedure

As illustrated in Fig. 1(a), an open, short, and thru are employed in this proposed method. Here we also apply the




Fig. 1 Proposed noise de-embedding method. (a) Device under test (DUT) and de-embedding structures. (b) Suggested systematic model for the DUT.

Manuscript received December 25, 2008.

Manuscript revised April 10, 2009.

The authors are with the Department of Communication Engineering, National Chiao-Tung University, Hsinchu, 300, Taiwan.

a) E-mail: richywan@iee.org

DOI: 10.1587/transele.E92.C.1157




Fig. 2 Suggested parasitic models for the on-wafer test structures. (a) DUT. (b) Open standard. (c) Short standard. (d) Thru standard.

shielding technique [8] to improve the port-to-port isolation. The bulk-shielded open and short structures can be used to eliminate the shunt admittance and series impedance of the probe pads, respectively. The scalable interconnect parameters extracted from the thru structure can be used to efficiently subtract the parasitic effects of interconnects and dangling legs of the DUTs with different device geometries and interconnect lengths. Therefore, the proposed method is area-efficient and suitable for the automatic testing process in a mass-production line. Figure 1(b) is the systematic parasitic model for the fixtured MOSFET.

Figure 2 exhibits the semi-distributed model for the DUT and de-embedding structures. The $ABCD$ matrices of the probe pads are

$$[A^{PAD1}] = \begin{bmatrix} 1 & Z^{PAD} \\ Y^{PAD} & 1 + Y^{PAD}Z^{PAD} \end{bmatrix}, \quad (1)$$

and

$$[A^{PAD2}] = \begin{bmatrix} 1 + Y^{PAD}Z^{PAD} & Z^{PAD} \\ Y^{PAD} & 1 \end{bmatrix}. \quad (2)$$

It should be noted that $Y^{PAD} = Y_{11}^{OPEN}$ and $Z^{PAD} = Z^{SHORTD}$, where $Z^{SHORTD} = (Y_{11}^{SHORT} - Y_{11}^{OPEN})^{-1}$, and $[Y^{OPEN}]$ and $[Y^{SHORT}]$ are the Y -parameters of the open and short converted from the S -parameter measurements. The thru dummy can be modeled as the probe pads and interconnect in cascade connection and its pad parasitics can be de-embedded using $[A^{INT}] = [A^{PAD1}]^{-1}[A^{THRU}][A^{PAD2}]^{-1}$, where the superscript “-1” denotes the inverse of the matrix, and $[A^{INT}]$ and $[A^{THRU}]$ are the $ABCD$ matrices of the

intrinsic interconnect and thru dummy, respectively. Consequently, the scalable interconnect parameters, such as characteristic impedance Z_c and propagation constant γ , can be evaluated as in [9]. Based on the above results, the parasitic effects of the input/output interconnects and dangling leg with arbitrary line length (l_1 , l_2 , and l_g) of a fixtured MOSFET can be efficiently reproduced from the $ABCD$ matrices of a lossy transmission line

$$[A^{INTi}] = \begin{bmatrix} \cosh \gamma l_i & Z_c \sinh \gamma l_i \\ \frac{1}{Z_c} \sinh \gamma l_i & \cosh \gamma l_i \end{bmatrix}, \quad i = 1, 2, g. \quad (3)$$

As referred to Fig. 1(b), the proposed noise de-embedding procedure is detailed as follows.

- 1) Measure the S -parameters $[S^{DUT}]$, $[S^{OPEN}]$, $[S^{SHORT}]$, and $[S^{THRU}]$ of the DUT, open, short, and thru, respectively.
- 2) Measure the noise parameters NF_{min}^{DUT} , R_n^{DUT} , and Y_{opt}^{DUT} of the DUT and calculate the correlation matrix $[C_A^{DUT}]$ as in [10].
- 3) Convert $[S^{OPEN}]$ and $[S^{SHORT}]$ to their Y -matrices $[Y^{OPEN}]$ and $[Y^{SHORT}]$, respectively, and calculate the $ABCD$ matrices $[A^{PAD1}]$ and $[A^{PAD2}]$ of RF pads from (1) and (2).
- 4) Extract the intrinsic interconnect parameters using $[A^{INT}] = [A^{PAD1}]^{-1}[A^{THRU}][A^{PAD2}]^{-1}$ and calculate the interconnect characteristic impedance Z_c and propagation constant γ as in [9].
- 5) Calculate the $ABCD$ matrices $[A^{INT1}]$, $[A^{INT2}]$, and $[A^{INTg}]$ of the interconnects and dangling leg as in (3).
- 6) Calculate the $ABCD$ matrices $[A^{IN}]$ and $[A^{OUT}]$, which are respectively the parasitic networks at input and output ports, from $[A^{IN}] = [A^{PAD1}][A^{INT1}]$ and $[A^{OUT}] = [A^{INT2}][A^{PAD2}]$.
- 7) Convert $[S^{DUT}]$ to its $ABCD$ matrix $[A^{DUT}]$ and calculate the $ABCD$ matrix $[A^D]$ of the MOSFET with dangling leg using $[A^D] = [A^{IN}]^{-1}[A^{DUT}][A^{OUT}]^{-1}$.
- 8) Convert $[A^D]$ and $[A^{INTg}]$ to Z -matrix $[Z^D]$ and Y -matrix $[Y^{INTg}]$, respectively.
- 9) Calculate the Z -matrix $[Z^{MOS}]$ of the MOSFET without dangling leg from $[Z^{MOS}] = [Z^D] - [Z^{LEG}]$, where $[Z^{LEG}]$ is

$$[Z^{LEG}] = \begin{bmatrix} 1/Y_{11}^{INTg} & 1/Y_{11}^{INTg} \\ 1/Y_{11}^{INTg} & 1/Y_{11}^{INTg} \end{bmatrix}. \quad (4)$$

- 10) Convert $[Z^{MOS}]$ to $[A^{MOS}]$, where $[A^{MOS}]$ is the $ABCD$ matrix of the intrinsic MOSFET.
- 11) Convert $[A^{IN}]$ and $[A^{OUT}]$ to their impedance matrices $[Z^{IN}]$ and $[Z^{OUT}]$, respectively.
- 12) Calculate the noise correlation matrices $[C_Z^{IN}]$, $[C_Z^{OUT}]$, and $[C_Z^{LEG}]$ from $[C_Z^{IN}] = 2kT\text{Re}([Z^{IN}])$, $[C_Z^{OUT}] = 2kT\text{Re}([Z^{OUT}])$, and $[C_Z^{LEG}] = 2kT\text{Re}([Z^{LEG}])$.
- 13) Convert $[C_Z^{IN}]$ and $[C_Z^{OUT}]$ to their chain matrices $[C_A^{IN}]$ and $[C_A^{OUT}]$ using $[C_A^{IN}] = [T^{IN}][C_Z^{IN}][T^{IN}]^H$ and $[C_A^{OUT}] = [T^{OUT}][C_Z^{OUT}][T^{OUT}]^H$, where the superscript “ H ” denotes the Hermitian conjugate of the matrix, and $[T^{IN}]$

and $[T^{OUT}]$ are the transformation matrices [10].

- 14) Calculate the correlation matrix $[C_A^D]$ of the MOSFET with dangling leg as $[C_A^D] = [A^{IN}]^{-1}([C_A^{DUT}] - [C_A^{IN}][A^{IN}]^H)^{-1} - [A^D][C_A^{OUT}][A^D]^H$ [5].
- 15) Convert $[C_A^D]$ to its impedance representation $[C_Z^D]$ using $[C_Z^D] = [T^D][C_A^D][T^D]^H$, where $[T^D]$ is the transformation matrix [10].
- 16) Calculate the correlation matrix $[C_Z^{MOS}]$ of the MOSFET without dangling leg as $[C_Z^{MOS}] = [C_Z^D] - [C_Z^{LEG}]$.
- 17) Convert $[C_Z^{MOS}]$ to its chain matrix $[C_A^{MOS}]$ using $[C_A^{MOS}] = [T^{MOS}][C_Z^{MOS}][T^{MOS}]^H$, where $[T^{MOS}]$ is the transformation matrix [10].
- 18) Calculate the intrinsic noise parameters NF_{min} , R_n , and Y_{opt} from the noise correlation matrix $[C_A^{MOS}]$ using

$$NF_{min} = 1 + \frac{1}{kT} (\text{Re}(C_{A12}^{MOS}) + \sqrt{C_{A11}^{MOS} C_{A22}^{MOS} - (\text{Im}(C_{A12}^{MOS}))^2}) \quad (5)$$


$$R_n = \frac{C_{A11}^{MOS}}{2kT} \quad (6)$$

and

$$Y_{opt} = \frac{\sqrt{C_{A11}^{MOS} C_{A22}^{MOS} - (\text{Im}(C_{A12}^{MOS}))^2} + j\text{Im}(C_{A12}^{MOS})}{C_{A11}^{MOS}} \quad (7)$$


3. Results and Discussion

To verify the proposed de-embedding theory, the DUT and




□ : Open-Short method [1] ▤ : Cascade method [6]
 [] : Proposed method


Fig. 3 Layout of the on-wafer MOSFET test key and de-embedding structures for the open-short method [1], cascade method [6], and proposed method.




(a)



(b)



(c)



(d)

Fig. 4 Shunt admittance (Y_{PAD}) and series impedance (Z_{PAD}) of the feeding network, which comprises probe pads and interconnects except the dangling leg, estimated by conventional de-embedding methods, and proposed method. (a) Real part of Y_{PAD} . (b) Imaginary part of Y_{PAD} . (c) Real part of Z_{PAD} . (d) Imaginary part of Z_{PAD} .




Fig. 5 Measured and de-embedded S -parameters of the fixtured NMOS transistor biased at $V_{GS} = 1.065$ V and $V_{DS} = 2.000$ V ($I_{DS} = 19.940$ mA). (a) S_{11} (b) S_{12} (c) S_{21} (d) S_{22} .

de-embedding structures were fabricated using a $0.25\text{-}\mu\text{m}$ five-metal-layer CMOS process. The NMOS transistor with the dimensions of channel length (L_g) = $0.24\text{ }\mu\text{m}$ and channel width (W_g) = $160\text{ }\mu\text{m}$ was connected in a common-source configuration. The lengths of the $10\text{-}\mu\text{m}$ wide interconnects and dangling leg are $l_1 = l_2 = 50\text{ }\mu\text{m}$ and $l_g = 42\text{ }\mu\text{m}$. The on-wafer noise and S -parameter measurements were accomplished with the ATN NP5B Noise Parameter Measurement System. Before measuring S -parameters, the measurement system was calibrated using the short-open-load-thru (SOLT) calibration procedure and the reference planes were shifted to the probing planes, i.e. the probe tips. In this work, the pad parasitics were removed by using an open and short dummy, and the interconnect parasitics were removed by using a thru dummy. Since here we adopt the $ABCD$ matrices of a lossy transmission line to model the interconnect parasitics, both the interconnect parasitics of signal trace and ground return would be properly estimated and removed. In addition, the short dummy in the proposed method has been carefully designed to minimize the de-embedding error [11]. For example, the probe pads are shielded and the pad-to-interconnect junctions are tapered to reduce the parasitic effects. Low impedance ground return of the short dummy is also achieved by a

wide, smooth ground connection. Figure 3 illustrates the layout of the fabricated test keys and dummy structures for the open-short method [1], cascade method [6], and proposed method. Figure 4 shows the parasitic effects of the feeding network, which comprises probe pads and interconnects except the dangling leg, estimated by conventional de-embedding methods, and proposed method. As we can see, the proposed method can predict the pad and interconnect parasitics more accurately than the cascade method [6] do. The cascade method [6] employs only an open and thru dummy, and thus does not take the series impedance of probe pads into account. A slight difference between the open-short method [1] and proposed method is observed, and it might be caused by the additional metal connection of a short dummy used in [1]. Figure 5 displays the measured and de-embedded reflection coefficients (S_{11} and S_{22}) and transmission coefficients (S_{12} and S_{21}) of the fixtured RF MOSFET. It is shown that there are considerable differences between the proposed method and cascade method [6]. This is mainly because the parasitic effects of the dangling leg are ignored in the cascade de-embedding procedures [5], [6]. The proposed method further consider the series impedance of probe pads and dangling-leg parasitics, and therefore the results obtained from the proposed method




Fig. 6 Measured and de-embedded noise parameters of the fixtured NMOSFET biased at $V_{GS} = 1.065$ V and $V_{DS} = 2.000$ V ($I_{DS} = 19.940$ mA). (a) NF_{min} (b) R_n (c) $|\Gamma_{opt}|$ (d) $\angle\Gamma_{opt}$ obtained from raw data, conventional de-embedding methods, and proposed method.

and the open-short method [1] are in excellent agreement over the entire frequency range. Figure 6 shows the measured and de-embedded noise parameters as a function of frequency. These results indicate that the intrinsic noise parameters obtained from the proposed method also agree well with those from the open-short method. They also demonstrate the parasitics of the dangling leg can affect the noise characteristics of a MOS transistor, especially for equivalent noise resistance (R_n) and optimized input reflection coefficient (Γ_{opt}) at higher frequencies. Based on the above results, we can substantiate our argument that the proposed method is accurate (as compared to the industry-standard open-short method [1]) and efficient. Since typically the conventional de-embedding methods need more than two dummy structures for each DUT, and thus, the chip area for modeling test keys would be considerable. The proposed method can reduce the chip area and characterization time in a mass-production line to about one-third of the conventional ones since only three dummy structures are needed for all DUTs on a wafer. In addition, the proposed method also can be applied to characterize various devices, such as varactor, resistor, BJT, MIM capacitor, etc.

4. Conclusions

In this study, a flexible noise de-embedding method suitable for on-wafer MOSFET characterization has been presented

and verified. The bulk-shielded open and short structures are used to subtract the pad parasitics and the thru standard is used to remove the interconnect parasitics in gate, drain, and source terminals of the MOSFET. The de-embedding accuracy is validated up to 20 GHz and results show that the proposed method is accurate and efficient for characterizing the silicon-based active devices.

Acknowledgments

The authors would like to thank C.-H. Hsieh and C.-S. Chiu for their fabrication support, and X.F. Shao, and Y. Cho for useful discussions. This research was supported by the ROC (Taiwan) National Science Council under Grant No. 96-2221-E-009-001.

References

- [1] M.C.A.M. Koolen, J.A.M. Geelen, and M.P.J.G. Versleijen, "An improved de-embedding technique for on-wafer high-frequency characterization," IEEE Bipolar Circuits Technol. Meeting, pp.188–191, Sept. 1991.
- [2] T.E. Kolding, "A four-step method for de-embedding gigahertz on-wafer CMOS measurements," IEEE Trans. Electron Devices, vol.47, no.4, pp.734–740, April 2000.
- [3] E.P. Vandamme, D.M.M.-P. Schreurs, and C.V. Dintler, "Improved three-step de-embedding method to accurately account for the influence of pad parasitics in silicon on-wafer RF test-structures," IEEE Trans. Electron Devices, vol.48, no.4, pp.737–742, April 2001.

[4] L.F. Tiemeijer and R.J. Havens, "A calibrated lumped-element de-embedding technique for on-wafer RF characterization of high-quality inductors and high-speed transistors," *IEEE Trans. Electron Devices*, vol.50, no.3, pp.822-829, March 2003

[5] C.-H. Chen and M.J. Deen, "A general noise and S-parameter de-embedding procedure for on-wafer high-frequency noise measurements of MOSFETs," *IEEE Trans. Microw. Theory Tech.*, vol.49, no.5, pp.1004-1005, May 2001.

[6] M.-H. Cho, G.-W. Huang, Y.-H. Wang, and L.-K. Wu, "A scalable noise de-embedding technique for on-wafer microwave device characterization," *IEEE Microw. Wireless Compon. Lett.*, vol.15, no.10, pp.649-651, Oct. 2005.

[7] M.-H. Cho, G.-W. Huang, L.-K. Wu, C.-S. Chiu, Y.-H. Wang, K.-M. Chen, H.-C. Tseng, and T.-L. Hsu, "A shield-based three-port de-embedding method for microwave on-wafer characterization of deep-submicrometer silicon MOSFETs," *IEEE Trans. Microw. Theory Tech.*, vol.53, no.9, pp.2926-2934, Sept. 2005.

[8] T.E. Kolding, "Shield-based microwave on-wafer device measurements," *IEEE Trans. Microw. Theory Tech.*, vol.49, no.6, pp.1039-1044, June 2001.

[9] W.R. Eisenstadt and Y. Eo, "S-parameter-based IC interconnect transmission line characterization," *IEEE Trans. Compon. Hybrids Manuf. Technol.*, vol.15, no.4, pp.483-490, Aug. 1992.


[10] H. Hillbrand and P.H. Russer, "An efficient method for computer-aided noise analysis of linear amplifier networks," *IEEE Trans. Circuits Syst.*, vol.23, no.4, pp.235-238, April 1976.

[11] S.-M. Kuo and M.N. Tutt, "Improvement on de-embedding accuracy by removing parasitics of short standards," *IEEE Bipolar/BiCMOS Circuits Technol. Meeting*, pp.240-243, Oct. 2008.



Lin-Kun Wu was born in Hsinchu, Taiwan, R.O.C., in 1958. He received the M.S. and Ph.D. degrees in electrical and computer engineering from the University of Kansas, Lawrence, in 1982 and 1985, respectively. From November 1985 to December 1987, he was a Post-Doctoral Research Associate at the Center for Research Inc., University of Kansas, where he was involved with microwave remote sensing and computational electromagnetics. In 1988, he joined the Department of Communication

Engineering, National Chiao Tung University, Hsinchu, Taiwan, R.O.C., where he is currently a Professor. His current research interests include computational electromagnetics, biological effects and medical applications of electromagnetic energy, and electromagnetic compatibility.



Yueh-Hua Wang was born in I-Lan, Taiwan, R.O.C., in 1971. He received the Electrical Engineering Diploma degree from the National Taipei Institute of Technology in 1991, and M.S. degree in communication engineering from the National Chiao Tung University in 1995, and is currently working toward the Ph.D. degree at NCTU. He is currently a Country Manager in Wavesat Inc, Taiwan. His current research focuses on wafer level device characterization.



Ming-Hsiang Cho was born in Kaohsiung, Taiwan, ROC, in 1976. He received the M.S. and Ph.D. degrees in communication engineering from the National Chiao Tung University, Hsinchu, Taiwan, ROC, in 2001 and 2008, respectively. From 2002 to 2006, he was with National Nano Device Laboratories, Hsinchu, Taiwan, ROC, working on wafer-level device characterization and RFIC testing. From 2006 to 2008, he was a Staff Engineer with the United Microelectronics Corporation, Hsinchu,

Taiwan, ROC, working on RFCMOS technology development and characterization. He has authored or coauthored over 40 journal and conference papers. His present research interests include design of passive and active microwave components, antenna theory and applications, microwave measurement techniques, and device characterization. Mr. Cho is a member of Phi Tau Phi.

國科會補助計畫衍生研發成果推廣資料表

日期:2010/12/11

國科會補助計畫	計畫名稱: 高性能晶片電感器與變壓器之設計特性分析與應用
	計畫主持人: 吳霖堃
	計畫編號: 98-2221-E-009-044- 學門領域: 電磁
無研發成果推廣資料	

98 年度專題研究計畫研究成果彙整表

計畫主持人：吳霖峰		計畫編號：98-2221-E-009-044-					
計畫名稱：高性能晶片電感器與變壓器之設計特性分析與應用							
成果項目		量化			單位	備註（質化說明：如數個計畫共同成果、成果列為該期刊之封面故事...等）	
		實際已達成數（被接受或已發表）	預期總達成數（含實際已達成數）	本計畫實際貢獻百分比			
國內	論文著作	期刊論文	1	1	100%	篇	
		研究報告/技術報告	0	0	100%		
		研討會論文	0	0	100%		
		專書	0	0	100%		
	專利	申請中件數	0	0	100%	件	
		已獲得件數	0	0	100%		
	技術移轉	件數	0	0	100%	件	
		權利金	0	0	100%	千元	
	參與計畫人力（本國籍）	碩士生	1	1	100%	人次	
		博士生	2	2	100%		
		博士後研究員	0	0	100%		
		專任助理	0	0	100%		
國外	論文著作	期刊論文	0	0	100%	篇	
		研究報告/技術報告	0	0	100%		
		研討會論文	0	0	100%		
		專書	0	0	100%	章/本	
	專利	申請中件數	0	0	100%	件	
		已獲得件數	0	0	100%		
	技術移轉	件數	0	0	100%	件	
		權利金	0	0	100%	千元	
	參與計畫人力（外國籍）	碩士生	0	0	100%	人次	
		博士生	0	0	100%		
		博士後研究員	0	0	100%		
		專任助理	0	0	100%		

<p>其他成果 (無法以量化表達之成果如辦理學術活動、獲得獎項、重要國際合作、研究成果國際影響力及其他協助產業技術發展之具體效益事項等，請以文字敘述填列。)</p>	<p>無</p>
----------------------------------------------------------------------------------------	----------

	成果項目	量化	名稱或內容性質簡述
科 教 處 計 畫 加 填 項 目	測驗工具(含質性與量性)	0	
	課程/模組	0	
	電腦及網路系統或工具	0	
	教材	0	
	舉辦之活動/競賽	0	
	研討會/工作坊	0	
	電子報、網站	0	
	計畫成果推廣之參與(閱聽)人數	0	

國科會補助專題研究計畫成果報告自評表

請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。

1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估

達成目標

未達成目標（請說明，以 100 字為限）

實驗失敗

因故實驗中斷

其他原因

說明：

2. 研究成果在學術期刊發表或申請專利等情形：

論文： 已發表 未發表之文稿 撰寫中 無

專利： 已獲得 申請中 無

技轉： 已技轉 洽談中 無

其他：（以 100 字為限）

3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以 500 字為限）

本計畫執行成果具體提出一電性可調電感器，其具有低能耗、高彈性之調適性能與高頻特性。提昇射頻關鍵被動元件之應用層次，並持續優化現有去嵌技術。