

Formation of stacked Ni silicide nanocrystals for nonvolatile memory application

Wei-Ren Chen, Ting-Chang Chang, Po-Tsun Liu, Po-Sun Lin, Chun-Hao Tu, and Chun-Yen Chang

Citation: Applied Physics Letters 90, 112108 (2007); doi: 10.1063/1.2713177

View online: http://dx.doi.org/10.1063/1.2713177

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/90/11?ver=pdfcov

Published by the AIP Publishing

Articles you may be interested in

Formation of iridium nanocrystals with highly thermal stability for the applications of nonvolatile memory device with excellent trapping ability

Appl. Phys. Lett. 97, 143507 (2010); 10.1063/1.3498049


Role of germanium in the reduced temperature dependence of Ti-based nanocrystals formation for nonvolatile memory applications

Appl. Phys. Lett. 95, 262110 (2009); 10.1063/1.3279131

Formation and nonvolatile memory characteristics of multilayer nickel-silicide NCs embedded in nitride layer J. Appl. Phys. **104**, 094303 (2008); 10.1063/1.3006126

Formation of cobalt-silicide nanocrystals in Ge-doped dielectric layer for the application on nonvolatile memory Appl. Phys. Lett. **92**, 152115 (2008); 10.1063/1.2908916

Nonvolatile memory characteristics influenced by the different crystallization of Ni–Si and Ni–N nanocrystals Appl. Phys. Lett. **92**, 062112 (2008); 10.1063/1.2841049



Formation of stacked Ni silicide nanocrystals for nonvolatile memory application

Wei-Ren Chen

Institute of Electronics, National Chiao Tung University, Hsin-Chu, Taiwan 300, Republic of China

Ting-Chang Changa)

Department of Physics and Institute of Electro-Optical Engineering, Center for Nonoscience and Nanotechnology, National Sun Yat-Sen University, 70 Lien-hai Road, Kaohsiung, Taiwan 804, Republic of China

Po-Tsun Liu

Department of Photonics, National Chiao Tung University, Hsin-Chu, Taiwan 300, Republic of China and Display Institute, National Chiao Tung University, Hsin-Chu, Taiwan 300, Republic of China

Po-Sun Lin

Department of Physics, National Sun Yat-Sen University, Taiwan 804, Republic of China, and Institute of Electro-Optical Engineering, National Sun Yat-Sen University, Taiwan 804, Republic of China

Chun-Hao Tu and Chun-Yen Chang

Institute of Electronics, National Chiao Tung University, Hsin-Chu, Taiwan 300, Republic of China

(Received 12 December 2006; accepted 7 February 2007; published online 14 March 2007)

The formation of stacked Ni silicide nanocrystals by using a comixed target is proposed in this letter. High resolution transmission electron microscope analysis clearly shows the stacked nanocrystals embedded in the silicon oxide. The memory window enough to define "1" and "0" states is obviously observed at low voltage programming conditions, and good data retention characteristics are exhibited for the nonvolatile memory application. A physical model is also proposed further to explain the saturation phenomenon of threshold voltage at different programming voltages with operation duration. © 2007 American Institute of Physics. [DOI: 10.1063/1.2713177]

Recently, the requirements of memory device are the high density cells, low power consumption, high-speed operation, and good reliability. All of the charges stored in a floating gate will leak to the substrate if there is a leakage path in the tunnel oxide in the conventional floating gate (FG) memory device. Thus, the tunnel oxide thickness is difficult to scale down for the consideration of charge retention and endurance characteristics. 1,2 Memory-cell structures employing discrete traps as the charge storage media have been attracted as promising candidates to replace conventional FG nonvolatile memory for the device scaling down.^{3–5} The metal nanocrystal nonvolatile memory (NVM) device desires several advantages, such as stronger coupling with the conduction channel and a wide range of available work functions.^{6,7} Therefore, the requirements of obvious memory effect and low power consumption can be realized in a metal nanocrystal NVM. In the present research, the nickel silicon (Ni_xSi_{1-x}) nanocrystal was widely studied using cosputtering method (two targets used). However, it is difficult to uniformly control the component of the deposited nickel silicon thin film. Hence, the size and uniformity of nickel silicon nanocrystal were critically affected.⁸ In this study, an easy process for nickel silicon nanocrystal formation will be proposed by the deposition of nickel silicide nanocrystals at low fabrication temperature. The component of the Ni_xSi_{1-x} film can be well controlled using a comixed target with a fixed component ratio and compatible with current fabricating process of the integrated circuit manufacture.

A cross-sectional HRTEM of the oxide/Ni silicide nanocrystals/oxide stacked structure is shown in Fig. 1(d). The spherical and separated Ni silicide nanocrystals with a size of 4-6 nm are clearly observed embedded in the silicon oxide layer. The distributed aerial density of the nanocrystals is about 2.67×10^{12} cm⁻² estimated by HRTEM analysis. The large charge storage ability at scaled-down devices can

⁴ in. p-type silicon wafers with (100) orientation were cleaned with a standard RCA process, followed by a dry oxidation process in an atmospheric pressure chemical vapor deposition furnace to form a 3-nm-thick tunnel oxide. Subsequently, an 8-nm-thick Ni_xSi_{1-x} (x=0.3) layer was deposited onto the tunnel oxide by sputtering a Ni_xSi_{1-x} (x=0.3) mixed target at the 80 W dc power. Then the Ni_xSi_{1-x} (x=0.3) layer was capped by a 20-nm-thick amorphous silicon (a-Si) layer deposited by sputtering a Si target in the oxygen environment. This step can obtain an oxygenincorporated a-Si layer, as shown in Fig. 1(a). A rapid thermal oxidation (RTO) at 500 °C for 30 s was executed to oxidize the oxygen-incorporated a-Si layer, leading to improved quality of the blocking oxide. In addition, the deposited Ni_xSi_{1-x} (x=0.3) layer is precipitated to Ni silicide nanocrystals during the RTO process. Al gate electrode was finally patterned to form a metal/oxide/insulator/oxide/ silicon (MOIOS) structure. High resolution transmission electron microscope (HRTEM) was adopted for the microstructure analysis. Electrical characteristics, including the capacitance-voltage (C-V) hysteresis, program efficiency, and retention characteristics, were also performed. The capacitance-voltage (C-V) characteristics were measured at a high frequency of 100 kHz by HP4284 Precision LCR meter.

a)Electronic mail: tcchang@mail.phys.nsysu.edu.tw




FIG. 1. Schematic of (a) as deposition for a silicon substrate/SiO₂/Ni_xSi_{1-x} (x=0.3)/oxygen-incorporated a-Si structure, (b) deposited Ni_xSi_{1-x} (x=0.3) layer precipitated to Ni silicide nanocrystals and oxygen-incorporated a-Si layer oxidized to form the blocking oxide during the RTO process, and (c) stacked Ni silicide nanocrystals embedded in silicon oxide after RTO process at 500 °C for 30 s. (d) Cross-sectional HRTEM analysis of stacked Ni silicide nanocrystals. The sizes of the nanocrystals (from substrate to blocking oxide) and density are 4–6 nm and 2.67×10^{12} cm⁻², respectively.

be maintained for the stacked structure with nanocrystals embedded in the dielectric. ¹⁰ Furthermore, the improved retention characteristics can be also maintained as electrons stored in the nanocrystals near the blocking oxide. ¹¹

Figure 1 exhibits the formation of stacked Ni silicide nanocrystals embedded in silicon oxide after a RTO process at 500 °C. It is observed that the stacked structure with nanocrystals embedded in the dielectric can be easily formed by oxidation at low temperature. In the initial stage, the oxidation process completely oxidizes the oxygen-incorporated a-Si layer. The size of the Ni silicide nanocrystals near the blocking oxide is obviously larger than that at the surface of the tunnel oxide due to the thermal driving of Ni atom during the blocking oxide formation [Figs. 1(b) and 1(c)]. Then, the Ni silicide nanocrystals are confined and separated between the tunnel oxide and blocking oxide, as shown in the HRTEM analysis of Fig. 1(d).

Figure 2 exhibits the capacitance-voltage (*C-V*) hysteresis after the bidirectional voltage sweeping from 5 to –5 V and from –5 to 5 V. It is clearly indicated that a 1.77 V memory window can be obtained under 5 V operation, which is suitable for the application of a low power device. It is perceived that the hysteresis is counterclockwise, due to injection of electrons from the deep inversion layer and discharge of electrons from the deep accumulation layer of Si substrate. ¹³

The charge retention characteristics of the stacked structure with Ni silicide nanocrystals are shown in Fig. 3. The retention characteristics were investigated at room tempera-




FIG. 2. Capacitance-voltage (C-V) hysteresis of the MOIOS structure after the bidirectional voltage sweeps from 5 to -5 V and from -5 to 5 V.

ture using the constant gate voltage stress for 10 s and the charge density was estimated by C-t (capacitance to time) measurements. 14 When carriers are stored in the nanocrystals, the stored charges will raise the nanocrystal potential energy and increase the probability of escaping from the nanocrystal to the silicon substrate. 15 Therefore, the electron and hole densities are observed to decay exponentially with time before 1000 s, resulting in charge loss of 20% for electrons and 50% for holes. It can also be observed that hole has lower charge density than electron. Because some holes are stored in the shallow trap state of silicon oxide (SiO_x) around the nanocrystals, they are unstable and can easity escape from the shallow trap of SiO_x to the silicon substrate. However, partial carriers can be conserved and the memory window also can be retained, 1.9 V for electron density and 1.2 V for hole density, respectively. It is considered that the Ni silicide nanocrystals have larger work function than the silicon substrate. In addition, it is forecasted that the carriers that are stored in the nanocrystals can be kept for 10 y.




FIG. 3. Charge retention characteristics of the stacked structure with Ni silicide nanocrystals.




FIG. 4. (a) Programming characteristics of nanocrystal memory device at different gate programming voltages. (b) Schematic band diagram of the MOIOS structure operated at low voltage (solid line) and high voltage (dash line).

The programming characteristics of stacked Ni silicide nanocrystals are shown in Fig. 4(a). The threshold voltage shift (ΔV_{th}) increased as the programming voltage increased at the same programming duration and also increased with the increasing programming duration at the same programming voltage. However, it is found that the threshold voltages are saturated as the programming duration is longer than 50 ms at the voltages of 4 and 5 V. As compared to the 4 and 5 V programming operations, the larger memory window was found at a programming voltage of 3 V for long programming duration (as shown in region A). As analyzed theoretically in previous research, 16 there are two components of electron current flow in the nanocrystal memory structure. One is the current between the substrate and the nanocrystals (I_{tun}) and the other is between the nanocrystals and the control gate $[I_{con}$, as shown in the inset of Fig. 4(a)]. The threshold voltage should be saturated as I_{tun} and I_{con} are at steady state. As the programming voltage is increased, partial electrons are lost to the gate electrode via Fowler-Nordheim tunneling and the trap assisted tunneling mechanism as shown in Fig. 4(b). The trap assisted tunneling process dominates at high voltage operation for the oxidized a-Si serving as a blocking oxide, due to obtaining a linear relation between $ln(I_{con})$ and gate voltage (3-5 V) by the trap assisted tunneling model. ¹⁷ The trap state generation resulted from the low temperature formation of the blocking oxide (oxidized oxygen-incorporated a-Si layer). A lot of charge storage centers are thereby formed in the stacked nanocrystals-embedded device structure. In contrast, the trap states in the blocking oxide cause a larger memory window at low programming voltage, which is larger than the high programming voltage for long programming duration.

In conclusion, the stacked Ni silicide nanocrystal memory was fabricated by sputtering a comix target followed by a low temperature (at 500 °C for 30 s) RTO process. A larger memory window of 1.77 V was observed after ±5 V voltage sweep. The trap states in the blocking oxide cause the larger memory effect at low voltage as the memory window is saturated at high programming voltage. The saturation phenomenon of threshold voltage was reasonably explained by a proposed mechanism. The date retention of the nanocrystal memory device is also good enough to be maintained for 10 y.

This work was performed at the National Nano Device Laboratory and was supported by the National Science Council of the Republic of China under Contract Nos. NSC 95-2221-E-009-283, NSC 95-2221-E-009-270, NSC 95-2120-M-110-003, and NSC 95-2221-E-009-254-MY2. Furthermore, this work was partially supported by MOEA Technology Development for Academia Project No. 94-EC-17-A-07-S1-046 and MOE ATU Program "Aim for the Top University" No. 95W803.

¹S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D. Buchanan, IEDM Tech. Dig. 521 (1995).

P. Pavan, R. Bez, P. Olivo, and E. Zanoni, Proc. IEEE 85, 1248 (1997).
D. Kahng and S. M. Sze, Bell Syst. Tech. J. 46, 1288 (1967).

⁴T. Y. Chan, K. K. Young, and C. Hu, IEEE Electron Device Lett. **8**, 93 (1987).

⁵N. M. Park, S. H. Choi, and S. J. Parka, Appl. Phys. Lett. **81**, 6 (2002). ⁶Z. Liu, C. Lee, V. Narayanan, G. Pei, and E. C. Kan, IEEE Trans. Electron Devices **49**, 1606 (2002).

⁷A. Kanjilal, J. L. Hansen, P. Gaiduk, A. N. Larsen, N. Cherkashin, A. Claverie, P. Normand, E. Kapelanakis, D. Skarlatos, and D. Tsoukalas, Appl. Phys. Lett. **82**, 1212 (2003).

⁸J. H. Yoona, G. H. Lee, and R. G. Elliman, J. Appl. Phys. **99**, 116106 (2006).

⁹C. A. Decker, R. Solanki, J. L. Freeouf, J. R. Carruthers, and D. R. Evans, Appl. Phys. Lett. 84, 8 (2004).

¹⁰C. Y. Ng, T. P. Chen, L. Ding, and S. Fung, IEEE Electron Device Lett. **27**, 4 (2006)

¹¹L. C. Wua, K. J. Chen, J. M. Wang, X. F. Huang, Z. T. Song, and W. L. Liu, Appl. Phys. Lett. 89, 112118 (2006).

¹²F. d'Heurle, C. S. Petersson, J. E. E. Baglin, S. J. La Placa, and C. Y. Wong, J. Appl. Phys. **55**, 12 (1984).

¹³D. N. Kouvatsos, V. L. Sougleridis, and A. G. Nassiopoulou, Appl. Phys. Lett. **82**, 397 (2003).

¹⁴C. H. Cho, B. H. Kim, T. W. Kim, S. J. Park, N. M. Park, and G. Y. Sung, Appl. Phys. Lett. **86**, 143107 (2005).

¹⁵C. W. J. Beenakker, Phys. Rev. B **44**, 1646 (1991).

¹⁶C. M. Compagnoni, D. Ielmin, A. S. Spinelli, and A. L. Lacaita, IEEE Trans. Electron Devices 52, 4 (2005).

¹⁷M. Houssa, M. Tuominen, M. Naili, V. Afanas'ev, A. Stesmans, S. Haukka, and M. M. Heyns, Appl. Phys. Lett. 87, 12 (2000).