Hindawi Publishing Corporation Journal of Nanomaterials Volume 2015, Article ID 478375, 15 pages http://dx.doi.org/10.1155/2015/478375



Research Article

Gallium Nitride Electrical Characteristics Extraction and Uniformity Sorting

Shyr-Long Jeng,¹ Chih-Chiang Wu,² and Wei-Hua Chieng²

¹Department of Electrical and Electronic Engineering, Ta Hua University of Science and Technology, No. 1, Dahua Road, Qionglin Shiang, Hsinchu County 30740, Taiwan

Correspondence should be addressed to Chih-Chiang Wu; wuchihchiang0517@gmail.com

Received 6 March 2015; Accepted 16 April 2015

Academic Editor: Meiyong Liao

Copyright © 2015 Shyr-Long Jeng et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This study examined the output electrical characteristics—current-voltage (I-V) output, threshold voltage, and parasitic capacitance—of novel gallium nitride (GaN) power transistors. Experimental measurements revealed that both enhanced- and depletion-mode GaN field-effect transistors (FETs) containing different components of identical specifications yielded varied turn-off impedance; hence, the FET quality was inconsistent. Establishing standardized electrical measurements can provide necessary information for designers, and measuring transistor electrical characteristics establishes its equivalent-circuit model for circuit simulations. Moreover, high power output requires multiple parallel power transistors, and sorting the difference between similar electrical characteristics is critical in a power system. An isolated gate driver detection method is proposed for sorting the uniformity from the option of the turn-off characteristic. In addition, an equivalent-circuit model for GaN FETs is established on the basis of the measured electrical characteristics and verified experimentally.

1. Introduction

Metal-oxide-semiconductor field-effect transistors (MOS-FETs) have been widely used over the past 30 years. As silicon approaches its performance limits, wide-bandgap semiconductors, such as gallium nitride (GaN) and silicon carbide (SiC), are emerging technologies that can supersede silicon MOSFETs as next-generation power transistors. Novel wide-band III-nitride semiconductor materials are being rapidly developed because of their unique properties, such as high electron mobility, saturation velocity, sheet carrier concentration at heterojunction interfaces, and breakdown voltages [1, 2]. These properties make III-nitrides feasible for high-power, high-temperature applications. Compared with SiC, GaN has low turn-on and switching losses and is less expensive. In addition, GaN wafers are produced by numerous manufacturers, thus negating any monopoly concerns. Furthermore, GaN has been widely used in light-emitting diodes and wireless applications. GaN power FETs are

suitable for high-voltage, high-current, and motor-control applications as well as for industrial automation systems and automotive electronics [3–5].

Because both the commercially enhanced-mode (Emode) and depletion-mode (D-mode) GaN FETs manufactured by National Chiao Tung University (NCTU) [6, 7] are relatively new types of power transistors, few related studies are available in the literature. In addition, few manufacturers discuss them because commercial applications are not yet prevalent. The electrical characteristics of commercially manufactured power transistors differ because of the differences in cutting, wiring, wire bonding materials and diameters, and packaging. Before using such power transistors in circuit applications, their electrical characteristics must be extracted and sorted to match similar electrical properties in circuit designs. Unfortunately, extracting similar electrical properties is time-consuming and expensive. Thus, rapid and easy extraction of the electrical characteristics of GaN FETs to sort similar electrical properties is essential.

²Department of Mechanical Engineering, National Chiao Tung University, No. 1001, University Road, Hsinchu City 30010, Taiwan

Moreover, GaN FETs and the design of their gate drivers are relatively new. When using GaN FET power transistors in circuit applications, their unique electrical properties must be considered: (1) no intrinsic body diode [8–10], (2) low gate-to-source voltage limits [9, 10], (3) full-conduction voltage of the gate and uncommon power supply voltage (e.g., 7 V, 8 V) [11–13], and (4) low threshold voltage [9, 10, 12, 13]. The following properties are applicable to bridge-leg architecture power transistors: (1) floating source of the high-side power switch [14, 15] and (2) faulty turn-on [9, 15]. Therefore, GaN-FET-based power transistors require appropriate gate drive circuits and methods to prevent overload. Although numerous studies have examined these properties, none have focused on the turn-off characteristic.

This paper first reports the output electrical characteristics of novel GaN power transistors and standardized electrical measurements to provide necessary information for designers. Second, an isolated gate driver detection method is proposed for sorting. Finally, this paper presents a simple and accurate equivalent-circuit model of GaN FETs for circuit simulations, established on the basis of the measured electrical characteristics and verified experimentally.

2. Materials and Methods

2.1. Measurement of GaN Electrical Characteristics. On the basis of MOSFET and GaN-FET datasheets, the following characteristics were used in this study: (1) breakdown voltage 200 V, rated current 9 A, on-resistance $0.4\,\Omega$, and E-mode MOSFET [16]; (2) breakdown voltage 500 V, rated current 6 A, on-resistance $0.5\,\Omega$, and D-mode MOSFET [17]; (3) breakdown voltage 200 V, rated current 12 A, on-resistance $25\,\mathrm{m}\Omega$, and E-mode GaN FET [18]; and (4) D-mode GaN FET manufactured in the laboratory as testing devices. The electrical characteristics measured were I_D - V_D characteristics, threshold voltage, and parasitic capacitance.

2.1.1. I_D - V_D Characteristic Curve. I_D - V_D curve measurements detect the maximum output current of the power transistor when the gate voltage $V_{\rm GS}$ is applied as the fullconduction voltage, and the full-conduction on-state resistance is applied between the drain and source ($R_{DS(ON)}$). The characteristic curve reveals the linear and saturation regions of the circuit, where the device can operate properly. According to the test circuit in [19], the output characteristics are drain current I_D versus drain-source voltage V_{DS} measured under different gate voltages $V_{\rm GS}$ ranging from the gate turnoff to full-on voltage at intervals of 1 V. The V_{GS} range of the Eand D-mode MOSFET is 0 to 12 V and -12 to 0 V, respectively, the V_{GS} range of the E-mode GaN FET is 0 to 5 V, and that of the D-mode GaN FET manufactured by NCTU is -5 to 0 V. Drain voltage generally uses a pulse mode input, which prevents excessive heat that affects the output characteristics. According to the datasheets, test pulse properties for E- and D-mode MOSFETs and E-mode GaN-FETs are a pulse width of 300 μ s and a duty cycle (duty) $\leq 2\%$ [16–18]. In this study, a test pulse width of 300 μ s, pulse period of 300 ms, and duty cycle of 0.1% were used to measure the I_D - V_D curve characteristics of the four aforementioned power transistors.

2.1.2. Threshold Voltage. Threshold voltage (V_{TH}) is the minimum gate bias required to turn the device on and produce a drain current specified in the datasheet. In the threshold voltage measurement circuit for E-mode power transistors, the drain and gate terminals of the power transistors are shorted ($V_{\rm DS} = V_{\rm GS}$) [16]. The voltage to the gate terminal is gradually increased from the turn-off voltage $V_{\rm off}$ (0 V) until the measured current equals the specified drain current. For D-mode power transistors, the drain terminal is connected to a fixed DC voltage source. Similar to the test procedure for E-mode transistors, the voltage to the gate terminal of the D-mode transistor is gradually increased from $V_{\rm off}$ (-5 V) and changes in its drain current I_D are observed. As specified in the datasheet [17], a DC voltage of 25 V is applied to the drain terminal of D-mode MOSFETs. D-mode GaN FETs, which applying to drain terminal's DC voltage value refer to I_D - V_D characteristic curve while the drain voltage attains the saturation region under the power transistor, are fully opened ($V_{GS} = 0 \text{ V}$). In this study, laboratorymanufactured D-mode GaN FET saturation voltage was set to the voltage measured from the I_D - V_D characteristic curve. The conduction threshold current of E- and D-mode MOSFET is 250 μ A [16, 17] and that of E-mode GaN-FET is 3 mA [18]. The laboratory-manufactured D-mode GaN FET has no datasheet for referencing its conduction threshold current. Therefore, to obtain the gate terminal input voltage V_{GS} at which the drain current I_D increases instantaneously, the experimental measurements of the drain current I_D are transformed logarithmically [20]. The $V_{\rm GS}$ thus obtained is considered the threshold voltage $V_{\rm TH}$.

2.1.3. Parasitic Capacitance. A power device analyzer/curve tracer [21] was used to measure the capacitance because it supports the measurement of the three nonlinear capacitances: C_{GD} , C_{DS} , and C_{GS} . Figure 1 depicts the C_{GD} , C_{DS} , and C_{GS} measurement circuits, respectively. A multiple frequency capacitance measurement unit with four ports (Hp, Hc, Lp, and Lc) was used for capacitance measurements. Hp and Hc were shorted together (hereafter, CMH), and Lp and Lc were shorted together (hereafter, CML). The CMH outputs an AC test signal through the circuit under test, which is detected by the CML. The CMH operates in the 100 kHz-1 MHz AC frequency range. As specified in the MOSFET and E-mode GaN-FET datasheets, C_{GS} is measured at 100 kHz, and $C_{\rm DS}$ and $C_{\rm GS}$ are measured at 1MHz; the oscillation level is 30 mV for all measurements. The CML receiving port potential is equivalent to the ground terminal.

The parasitic capacitance $C_{\rm GD}$ is measured using the circuit shown in Figure 1(a). The AC test signal is output from the CMH to the drain terminal, the source terminal is connected to a high-voltage source/monitor unit (HVSMU), and the source terminal grounds the AC signal to the AC guard. Therefore, the AC test signal from $C_{\rm DS}$ to the source terminal is grounded by the AC guard, preventing the signals from being received by the source terminal through the $C_{\rm GS}$ path. When measuring the parasitic capacitance $C_{\rm GD}$, the HVSMU should provide a $V_{\rm off}$ DC bias relative to the CML gate terminal, and the power transistor should be kept off. Both the enhanced MOSFET and E-mode GaN-FET power




Figure 1: Test circuit for (a) $C_{\rm GD}$ capacitance, (b) $C_{\rm DS}$ capacitance, and (c) $C_{\rm GS}$ capacitance.

transistor have the same $V_{\rm off}$ (0 V), whereas that of the D-mode MOSFET power transistor is –12 V. However, the I_D - V_D curve revealed that the tested D-mode MOSFET turns off at –5 V. Therefore, in this study, –5 V was used as the $V_{\rm off}$ for the D-mode MOSFET power transistor. The $V_{\rm off}$ of D-mode GaN FET is –5 V. Because the source terminal has a bias voltage, – $V_{\rm off}$, the CMH should apply an AC bias voltage in the range $V_{\rm off}$ to 100 – $V_{\rm off}$ to drain the terminal. Therefore, the bias $V_{\rm DS}$ voltage of measurement can range from 0 to 100 V.

The parasitic capacitance $C_{\rm DS}$ is measured using the circuit shown in Figure 1(b). The circuit is similar to that used to measure $C_{\rm GD}$; the only difference is that the gate terminal was changed to the source terminal to connect the CML. The CMH outputs an AC test signal to the drain terminal and receives an AC test signal from the CML by connecting CML to the source of the device under test. The gate terminal grounds the AC guard to prevent the AC test signals from being received by the source terminal through the $C_{\rm GD}$ and $C_{\rm GS}$ paths. To ensure that the power transistor remains off during the measurement, the DC voltage $V_{\rm off}$ is applied to the gate terminal. The CMH gradually increases the AC bias voltage from 0 to 100 V; therefore, the parasitic capacitance measurement $C_{\rm DS}$ is in the $V_{\rm DS}$ voltage range of 0–100 V.

The parasitic capacitance $C_{\rm GS}$ is measured using the circuit shown in Figure 1(c). The CMH outputs an AC test signal to the gate terminal, and the CML receives the signal by connecting to the source terminal. Because the CMH has

a $V_{\rm off}$ bias, the power transistor is kept off. To prevent the signals from being received by the source terminal through the $C_{\rm GD}$ and $C_{\rm DS}$ paths, the drain terminal is grounded to the AC guard. The HVSMU provides DC voltage in the range of 0–100 V; therefore, parasitic capacitance $C_{\rm GS}$ is measured at different $V_{\rm DS}$ voltages in the range of 0–100 V.

2.2. Mechanism of Isolated Gate Drive Detection

2.2.1. Conventional Gate Drive. Conventional power transistor gate drives use gate drive integrated circuit (IC) architecture. When used in half- and full-bridge-leg drive topologies, gate drives typically use an optical coupling IC to form an isolated floating-supply gate drive circuit architecture. Isolated gate drive circuit architecture consists of fast optical coupling IC, gate driver IC, and auxiliary supply voltage, as shown in Figure 2. The gate drive voltage for the E-mode GaN FET gate-to-source voltage is $V_{\rm ISO}$ – $G_{\rm ISO}$, and the $V_{\rm GS}$ for D-mode GaN FET gate drive voltage is $-V_{ISO}$ to G_{ISO} . The difference between the gate drive circuits for E- and D-mode GaN FETs is that the input supply voltages for the isolated gate driver amplifier are $(+V_{ISO})-(G_{ISO})$ and $(G_{ISO})-(-V_{ISO})$, respectively. The external gate drive signals of the isolated gate drive circuit for the E-mode GaN FET is $[0 \text{ to } +V_{\text{ISO}}]$ relative to the ground (Gnd). Through the fast optical coupling IC, the signal is isolated and converted to $[0 \text{ to } +V_{\text{ISO}}]$ relative to $G_{\rm ISO}$. Finally, the isolated signal is amplified through the gate




FIGURE 2: Isolated gate drive detection circuit.

driver IC to drive the E-mode GaN FET. Similarly, the gate drive circuit for D-mode GaN FET is isolated to produce the gate signal $[-V_{ISO} - G_{ISO}]$ relative to G_{ISO} to drive the FET.

2.2.2. Isolated Gate Drive Detection. The isolated gate drive signal waveform can be measured by an oscilloscope to distinguish the waveforms of the turn-off impedance $R_{\rm DS(off)}$ when GaN FETs are in the turn-off state. The proposed detection method is a relatively simple screening method to sort similar electrical characteristics of GaN FETs; by observing the switching waveforms, external stray capacitance in the circuit boards and internal parasitic capacitance in the transistors can be detected. The simple and accurate GaN FET model established on the basis of the measured electrical characteristics can be verified through experimental measurements of the isolated gate drive signal waveforms.

The proposed isolated gate drive detection circuit is illustrated in Figure 2, and the drive signal for the E-mode GaN FET is shown in Figure 3. Voltages V_1 , V_4 , and V_5 were measured relative to the Gnd; V_2 and V_3 were measured relative to the isolated supply ground $G_{\rm ISO}$. The drain terminal of the E-mode GaN FET test circuit connects to the power supply voltage $V_{\rm DD}$ relative to the Gnd. When the gate-tosource voltage of the E-mode GaN FET is $V_{\rm ISO}$, it turns on and shorts the drain and source terminals. Ideally, the source terminal voltage relative to the Gnd should be promoted to $V_{
m DD}$. The source terminal of the GaN FET and the isolated power source terminal G_{ISO} are connected, indirectly causing $G_{\rm ISO}$ and GaN FET Gnd to turn on and off; therefore, $G_{\rm ISO}$ has a relative floating voltage of $V_{\rm DD}$. When the gate terminal voltage of the GaN FET relative to the source terminal voltage is $V_{\rm ISO}$, the E-mode GaN FET turns on, the isolated power supply ground G_{ISO} relative to the Gnd is V_{DD} , and the voltage between the GaN FET gate terminal and the Gnd is $V_{\rm DD} + V_{\rm ISO}$. When the gate terminal voltage relative to the source terminal is 0 V, the E-mode GaN FET turns off, the gate and source terminals are open, and G_{ISO} and Gnd are 0. Because the GaN FET turns off, the drain terminal voltage $V_{\rm DD}$ no longer offers voltage to $G_{\rm ISO}$. The floating voltage $V_{\rm DD}$ discharges through circuit stray capacitance C_{stray} and load resistance R_L . Therefore, $G_{\rm ISO}$ floating voltage discharges from $V_{\rm DD}$ at the speed of the resistor-capacitor time constant until the next pulse width modulation (PWM) signal to the gate-tosource voltage is $V_{\rm ISO}$, which turns the GaN FET on again. When the drain terminal voltage $V_{\rm DD}$ is supplied to $G_{\rm ISO}$, the




FIGURE 3: Detection drive signal for E-mode transistor.

parasitic capacitance $C_{\rm ISS}$ can be recharged to $V_{\rm DD}+V_{\rm ISO}$. The higher the PWM drive signal frequency entering the gate terminal, the more stable the $G_{\rm ISO}$ in maintaining $V_{\rm DD}$. When the PWM signal is no longer sent to the gate terminal and the GaN FET remains off for a sufficient period, $V_{\rm DD}$ discharges to 0 V through circuit stray capacitance $C_{\rm stray}$ [22] and load resistance R_L , as shown in Figure 2 (V_5). Concurrently, Gnd drops to 0 V. Compared with the turn-off impedance of Si MOSFETs, the turn-off impedance $R_{\rm DS(off)}$ of the GaN FET is low. Therefore, the leakage current offers a load resistance R_L to produce voltage $V_{\rm S(off)}$. The turn-off impedance $R_{\rm DS(off)}$ of the GaN FET can be obtained by observing the $V_{\rm S(off)}$ variance.

The D-mode GaN FET signal is depicted in Figure 4. When the gate-to-source terminal voltage of the D-mode GaN FET is 0 V, because it is typically turned on, its drain and source terminals are short. In this case, the source-to-ground Gnd voltage should be increased to the power supply voltage $V_{\rm DD}$, and the GaN FET gate-to-ground Gnd voltage should be $V_{\rm DD}$. When the gate-to-source terminal voltage is $-V_{\rm ISO}$, the transistor turns off. Concurrently, the gate-to-ground Gnd becomes $V_{\rm DD} - V_{\rm ISO}$. The $G_{\rm ISO}$ voltage $V_{\rm DD}$ discharges through the circuit stray capacitance $C_{\rm stray}$ [22] and the load resistance R_L , as shown in Figure 2 (V_5), until the next PWM to the gateto-source terminal voltage is 0 V, which turns the GaN FET on again. The drain terminal voltage $V_{\rm DD}$ provides voltage to $G_{\rm ISO}$. When the gate terminal PWM signal ceases and the GaN FET remains off for a sufficient period, the gateto-ground Gnd voltage discharges through the circuit stray capacitance and resistance to 0 V. The condition of the Dmode GaN FET is the same as that of the E-mode GaN FET. The turn-off impedance $R_{DS(off)}$ of D-mode GaN FET is smaller than that of Si MOSFET; therefore, the leakage current offers a load resistance R_L to produce voltage $V_{S(off)}$. The relationship between the turn-off impedance $R_{DS(off)}$, leakage current, and voltage $V_{S(\text{off})}$ is discussed later.

2.2.3. Isolated Gate Driver Circuit Model. To make the device model adaptable to and suitable for a system-level simulation, a subcircuit model was developed using the measured characterization results as the parameters of the model [23]. A simplified isolated gate driver detection circuit architecture is shown in Figure 5(a). A voltage probe is used to measure the voltage between the gate terminal and the ground. When $V_{\rm GS}$ is 0 V (to turn the E-mode GaN FET off) or $-V_{\rm ISO}$ (to turn the D-mode GaN FET off), the E- or D-mode GaN FETs are equivalent to a turn-off resistance $R_{\rm DS(off)}$, which can be used




FIGURE 4: Detection drive signal for D-mode transistor.

to evaluate the turn-off capacity of the GaN FET. In this test, with a known probe resistance value R_L and by applying the Kirchhoff laws, the current through the power supply voltage $V_{\rm DD}$ at resistances $R_{\rm DS(off)}$ and R_L is obtained as the leakage current $I_{\rm DSS}$, which can be described as follows:

$$I_{\rm DSS} = \frac{V_{\rm DD}}{R_{\rm DS(off)} + R_L}.$$
 (1a)

The leakage current $I_{\rm DSS}$ flows through the voltage probe and produces $V_{\rm S(off)}$ as follows:

$$V_{S(\text{off})} = R_L I_{DSS}.$$
 (1b)

By substituting (1a) into (1b), the $R_{\rm DS(off)}$ impedance can be derived as follows:

$$R_{\rm DS(off)} = R_L \frac{V_{\rm DD}}{V_{\rm S(off)}} - R_L. \tag{2}$$

A simplified simulation of the isolated gate drive detection circuit is shown in Figure 5(b). The simplified simulation circuit consists of the controlled signal source, E- or D-mode GaN FET current source, the isolated power supply ground $G_{\rm ISO}$, ground Gnd, the parasitic capacitances $C_{\rm GS}$, $C_{\rm GD}$, and $C_{\rm DS}$, turn-off impedance $R_{\rm DS(off)}$, and voltage probe resistance R_L . The turn-off resistance $R_{\rm DS(off)}$ and voltage probe resistance R_L connect together and, with the applied voltage $V_{\rm DD}$ and ground Gnd, form a loop that can use the Kirchhoff voltage law to estimate the leakage current $I_{\rm DSS}$. The $I_{\rm DS}$ current source is extracted from the I_D - V_D characteristics. The I_D - V_D characteristic curve of the GaN FET follows the Level 1 MOSFET model characterized by (3a), (3b), and (3c) and is divided into cut-off (3a), linear (3b), and saturation (3c) regions.

Cut-off region:

$$I_{\rm DS} = 0. ag{3a}$$

Linear region:

$$I_{\rm DS} = K_P \times \left[\left(V_{\rm GS} - V_{\rm TH} \right) \times V_{\rm DS} - \frac{1}{2} V_{\rm DS}^2 \right].$$
 (3b)

Saturation region:

$$I_{\rm DS} = \frac{1}{2} \times K_P \times (V_{\rm GS} - V_{\rm TH})^2 \times (1 + \lambda \times V_{\rm DS}), \qquad (3c)$$

where K_P is the transduced value and λ is the short-channel width-modulation slope coefficient in the saturated region, which is initially set to 0. The sign of V_{TH} determines the mode: positive is for E-mode and negative is for D-mode. Using the established Level 1 MOSFET I_D - V_D characteristics model equations to describe the GaN FET current value in the saturation region reveals a large difference between experimentally measured and simulated data. Therefore, referring to a smoothing equation, the coefficient 1/2 in (3b) is replaced with 1/3 and that in (3c) is replaced with 2/3. The smoothing equation (4) is used to smoothen the I_D - V_D characteristic curve in the linear and saturation regions; the $V_{\rm GS}$ – $V_{\rm TH}$ voltage value is modified to $V_{\rm GS_eff}$ and substituted in (5a) and (5b). The + and – signs denote the D- and E-modes of the GaN FET, respectively, which complies with the I_D - V_D characteristics of the GaN FET model. The δ value impacts the degree of smoothness between the linear and saturated regions; the higher the value is, the smoother the curve is [24]. The smoothing equation is as follows:

$$\begin{split} V_{\rm GS.eff} &= \left(V_{\rm GS} - V_{\rm TH} \right) - \left(\frac{1}{3} \right) \left(\left(V_{\rm GS} - V_{\rm TH} \right) - V_{\rm DS} - \delta \right. \\ &+ \sqrt{\left(\left(V_{\rm GS} - V_{\rm TH} \right) - V_{\rm DS} - \delta \right)^2 \pm 4\delta \left(V_{\rm GS} - V_{\rm TH} \right)} \right). \end{split} \tag{4}$$

After smoothening, the GaN FET I_D - V_D characteristic equations for the linear and saturation regions are depicted as follows:

Linear region ($V_{DS} \leq V_{GS_eff}$):

$$I_{\rm DS} = K_P \times \left[V_{\rm GS_eff} \times V_{\rm DS} - \frac{1}{3} V_{\rm DS}^2 \right]. \tag{5a}$$

Saturation region ($V_{DS} > V_{GS,eff}$):

$$I_{\rm DS} = \frac{2}{3} \times K_P \times V_{\rm GS,eff}^2. \tag{5b}$$

SPICE simulation software [25] was used to simulate the electrical characteristics and to verify the measured gate drive signals. The Shenai model [23] was used and the built-in Level 1 MOSFET capacitance model was replaced with external capacitances. The measured gate-source capacitance was relatively independent of $V_{\rm DS}$ voltage, and a constant measured capacitance $C_{\rm GS}$ was used in the circuit model. The $C_{\rm GD}$ and $C_{\rm DS}$ can be described using the following equations:

$$C_{\rm GD} = \frac{C_{\rm GD0}}{\left(1 - V_{\rm GD}/V_I\right)^m},$$
 (6a)

$$C_{\rm DS} = \frac{C_{\rm DS0}}{\left(1 - V_{\rm DS}/V_J\right)^m},$$
 (6b)

where $C_{\rm GD0}$ is the zero-bias gate-to-drain capacitance, $C_{\rm DS0}$ is the zero-bias drain-to-source capacitance, $V_{\rm GD}$ is the gate-to-drain voltage, $V_{\rm DS}$ is the drain-to-source voltage, $V_{\rm J}$ is the junction built-in potential, and m is the junction grading coefficient. The parameters $V_{\rm J}$ and m were adjusted to obtain the optimal fit with the measured capacitance data. Moreover, the effect of external couple capacitances on $V_{\rm GS}$ during turn-off is considered.




FIGURE 5: Simplified schematic of gate drive detecting circuit: (a) simplified schematic and (b) simplified equivalent model.




FIGURE 6: GaN FETs device under test: (a) E-mode GaN FET and (b) D-mode GaN FET.

3. Results and Discussion

3.1. I_D - V_D Characteristic Curve. E- and D-mode GaN FET devices under test are shown in Figure 6. The tested D-mode GaN FET chip is 80 mm in size and is packaged in the TO-3P form. Figure 7 depicts the measured I_D - V_D characteristics of the four power transistors. Solid lines represent the waveforms specified in the datasheets, dotted lines represent the measured waveforms, and solid lines with circles represent the SPICE-simulated waveforms.

The measured I_D - V_D characteristics of the E- and D-mode MOSFET waveforms are similar to those specified in the datasheet. The on-resistance $R_{\rm DS(ON)}$ at a specific turnon gate voltage $V_{\rm GS}$ and drain current $I_{\rm DS}$ can be extracted directly from the output characteristic curves.

Figure 8 plots the $R_{\rm DS(ON)}$ of the four power transistors. In the enhanced MOSFET, $R_{\rm DS(ON)}$ at $V_{\rm GS}=10$ V, $V_{\rm DS}=1.44$ V, and $I_{\rm DS}=4.5$ A is approximately 1.44/4.5 = 0.32 Ω , which is under the maximum value specified in the datasheet (0.4 Ω). In the D-mode MOSFET, $R_{\rm DS(ON)}$ at $V_{\rm GS}=0$ V, $V_{\rm DS}=1.66$ V, and $I_{\rm DS}=3$ A is approximately 1.66/3 = 0.55 Ω , which is close to the value specified in the datasheet (0.5 Ω). Although the D-mode MOSFET $V_{\rm GS}$ is 0 V, it conducts current but not at full conduction. When $V_{\rm GS}$ is 5 V, $V_{\rm DS}$ is 30 V and

the output current I_D is 35 A. When $V_{\rm GS}$ is -2 V, the power transistor turns off and the output current I_D is close to zero. GaN FET output characteristic variation is considerably large compared with that of the MOSFET. The output current value exhibits drift phenomena in different E-mode GaN FET samples when the inputs $V_{\rm GS}$ and $V_{\rm DS}$ are the same. The experimental results show that the linear region of the onresistance $R_{\rm ON}$ is approximately 0.025–0.03 Ω . When $V_{\rm GS}$ is 5 V and the average output current I_D is 6 A, the average voltage $V_{\rm DS}$ is 0.18 V; therefore, the average on-state resistance $R_{\rm ON}$ is 0.18/6 = 0.03 Ω , which exceeds the datasheet value of 0.025 Ω . The D-mode GaN FET on-resistance $R_{\rm ON}$ is approximately 0.25–0.30 Ω . When $V_{\rm GS}$ is 0 V and $V_{\rm DS}$ is 1 V, I_D is 3.87 A; therefore, $R_{\rm ON}$ is 1/3.87 = 0.26 Ω .

Equations (5a) and (5b) are used to establish the current source model of a transistor. The output voltage $V_{\rm DS}$ of the E-mode GaN FET is increased from 0 to 3 V at intervals of 0.1 V, and the gate input voltage is increased from 0 to 5 V at intervals of 1 V; the output voltage $V_{\rm DS}$ of the D-mode GaN FET is increased from 0 to 10 V at intervals of 0.5 V, and the gate voltage is increased from –5 to 0 V at intervals of 1 V.

The waveforms are shown in Figures 7(c) and 7(d) as solid lines with circles; the simulated characteristics are similar to the measured characteristics (dashed lines). Drain current




FIGURE 7: Output characteristics: (a) E-mode MOSFET, (b) D-mode MOSFET, (c) E-mode GaN FET, and (d) D-mode GaN FET.

 $I_{\rm DS}$ (Y-axis) at a particular voltage $V_{\rm DS}$ (X-axis) can be obtained from the simulated waveform. In addition to the on-resistance $R_{\rm ON}$ characteristics, the saturation voltage of the D-mode GaN FETs exhibits variance. The experimental results show that the average saturation voltage is at $V_{\rm DS}=7~{\rm V}$ and that the maximum saturation current is between 16 and 18 A. The conduction resistance $R_{\rm DS(ON)}$ of the D-mode GaN FET is 0.26 Ω , which is smaller than those of the two MOSFET power transistor (0.32 and 0.55 Ω) but much larger than that of the E-mode GaN FET (0.03 Ω). In the future, $R_{\rm DS(ON)}$ of the D-mode GaN FET can be improved using internal or external parallel methods [6, 7]; therefore, uniform performance should be sorted.

3.2. Threshold Voltage. The measured threshold voltage $V_{\rm TH}$ is plotted in Figure 9. The conduction threshold current of the MOSFET power transistor is defined as 250 μ A.

From the experimental results of the enhanced MOSFET, the threshold voltage $V_{\rm TH}$ is 3.21 V, which is in the range specified in the datasheet (2–4 V). Furthermore, the conduction threshold current of the D-mode MOSFET is 250 μ A; therefore, the gate threshold voltage $V_{\rm TH}$ is –2.98 V, which is in the range specified in the datasheet (–4 to –2 V). From the information in the manual, E-mode GaN FET conduction threshold current is defined as 3 mA.

In Figure 9(a), when the output current of the E-mode GaN FET is 3000 μ A, the gate threshold voltage $V_{\rm TH}$ is 1 V, which is in the range specified in the datasheet (0.7–2.5 V). The output current I_D of the D-mode GaN FET is plotted logarithmically in Figure 9(b). Near $V_{\rm GS}=-3.9$ V, the output current I_D rises rapidly. Hence, this $V_{\rm GS}$ voltage is defined as the threshold voltage of the D-mode GaN FET. The threshold voltage $V_{\rm TH}$ of the E-mode GaN FET is much lower than that of the MOSFET.




FIGURE 8: On-resistance of the four power transistors.




FIGURE 9: Transfer characteristics: (a) comparison of all transistors and (b) D-mode GaN FET.

3.3. Parasitic Capacitance. The datasheet provides power transistor parasitic capacitance characteristics, including the input capacitance ($C_{\rm ISS}$), output capacitance ($C_{\rm OSS}$), and transpose capacitance ($C_{\rm RSS} = C_{\rm GD}$), where $C_{\rm ISS} = C_{\rm GS} + C_{\rm GD}$, $C_{\rm OSS} = C_{\rm GD} + C_{\rm DS}$, and $C_{\rm RSS} = C_{\rm GD}$. Figure 10 plots the measured parasitic capacitance values of the four power transistors. From Figure 10(a), for the E-mode MOSFET, at $V_{\rm GS} = 0~\rm V$ and the bias voltage $V_{\rm DS} = 25~\rm V$, the parasitic

capacitances $C_{\rm ISS}$, $C_{\rm OSS}$, and $C_{\rm RSS}$ are 553.8, 91.5, and 27.3 pF, respectively, which are close to the datasheet values (540 (typ.), 90 (typ.), and 35 pF (typ.), resp.). From Figure 10(b), the E-mode GaN FET, at $V_{\rm GS}=0$ V, and a bias voltage $V_{\rm DS}=100$ V, parasitic capacitances $C_{\rm ISS}$, $C_{\rm OSS}$, and $C_{\rm RSS}$ are 473.7, 301, and 16.7 pF, respectively, which are close to the datasheet values (540 (max.), 350 (max.), and 12 pF (max.)). From Figure 10(b), the D-mode MOSFET, at $V_{\rm GS}=-10$ V,

TABLE 1: Comparison of datasheet and measured characteristics.
--

Symbol	Test conditions	E-mode GaN FET Value	D-mode GaN FET Value	Unit
On-state resistance $R_{\rm DS(ON)}$	$V_{\rm GS} = 5 \text{ V},$ $V_{\rm DS} = 0.18 \text{ V}, I_D = 6 \text{ A}$	~25 m (max.)/30 m	_	Ω
	$V_{GS} = 0 \text{ V},$ $V_{DS} = 1 \text{ V},$ $I_D = 3.87 \text{ A}$	_	—/0.26	
$V_{ m TH}$	$V_{\rm GS} = V_{\rm DS},$ $I_D = 3 \mathrm{mA}$	$V_{GS} = V_{DS}$, $V_{D} = 3 \text{ mA}$ 0.99 $V_{GS} = 7 \text{ V}$,	_	V
	$V_{GS} = 7 \text{ V},$ $\log(I_D) = \min. \text{ A}$		-3.9	
$C_{ m ISS}$	$\begin{split} V_{\rm GS} &= 0 \text{ V,} \\ V_{\rm DS} &= 100 \text{ V,} \\ \text{osc. level} &= 30 \text{ mV} \\ \text{(E-mode)} \\ V_{\rm GS} &= -5 \text{ V,} \\ V_{\rm DS} &= 50 \text{ V,} \\ \text{osc. level} &= 30 \text{ mV} \\ \text{(D-mode)} \end{split}$	540 (max.)/473.7 —	_ —/72.7	pF
$C_{ m OSS}$	$V_{\rm GS} = 0$ V, $V_{\rm DS} = 100$ V, osc. level = 30 mV (E-mode) $V_{\rm GS} = -5$ V, $V_{\rm DS} = 50$ V, osc. level = 30 mV (D-mode)	350 (max.)/301 —	- /64.4	pF
$C_{ m RSS}$	$V_{\rm GS} = 0 \text{ V},$ $V_{\rm DS} = 100 \text{ V},$ osc. level = 30 mV (E-mode) $V_{\rm GS} = -5 \text{ V},$ $V_{\rm DS} = 50 \text{ V},$ osc. level = 30 mV (D-mode)	12 (max.)/16.7 —		pF
	$R_{ m DS(ON)}$ $V_{ m TH}$ $C_{ m ISS}$	$\begin{split} & V_{\rm GS} = 5 \ \text{V}, \\ & V_{\rm DS} = 0.18 \ \text{V}, I_{D} = 6 \ \text{A} \\ & V_{\rm GS} = 0 \ \text{V}, \\ & V_{\rm DS} = 1 \ \text{V}, \\ & I_{D} = 3.87 \ \text{A} \\ & V_{\rm GS} = V_{\rm DS}, \\ & I_{D} = 3 \ \text{mA} \\ & V_{\rm GS} = 7 \ \text{V}, \\ & \log(I_{D}) = \min. \ \text{A} \\ & V_{\rm GS} = 0 \ \text{V}, \\ & V_{\rm DS} = 100 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = 0 \ \text{V}, \\ & V_{\rm DS} = 100 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{D-mode}) \\ & V_{\rm GS} = 0 \ \text{V}, \\ & V_{\rm DS} = 100 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = 0 \ \text{V}, \\ & V_{\rm DS} = 100 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ \\ & (\text{E-mode}) \\ & V_{\rm CS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ \\ & (\text{E-mode}) \\ & V_{\rm GS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ \\ & (\text{E-mode}) \\ & V_{\rm CS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ \\ & (\text{E-mode}) \\ & V_{\rm CS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & \text{osc. level} = 30 \ \text{mV} \\ \\ & (\text{E-mode}) \\ & V_{\rm CS} = -5 \ \text{V}, \\ & V_{\rm DS} = 50 \ \text{V}, \\ & V_{\rm CS} = -5 \ $	$R_{\rm DS(ON)} = 1000 \text{Test conditions} \qquad \qquad$	$ \begin{array}{c} \text{Symbol} & \text{Test conditions} & \begin{array}{c} \text{E-mode} \\ \text{GaN FET Value} \end{array} & \begin{array}{c} \text{FET} \\ \text{Value} \end{array} \\ \\ V_{\text{CS}} = 5 \text{ V}, \\ V_{\text{DS}} = 0.18 \text{ V}, I_{D} = 6 \text{ A} \\ V_{\text{CS}} = 0 \text{ V}, \\ V_{\text{DS}} = 1 \text{ V}, \\ I_{D} = 3.87 \text{ A} \\ \end{array} & \begin{array}{c} -/0.26 \\ -/0.26 \\ \end{array} \\ \\ V_{\text{TH}} & \begin{array}{c} I_{D} = 3.87 \text{ A} \\ \end{array} & \begin{array}{c} 0.99 \\ -/0.26 \\ \end{array} \\ V_{\text{CS}} = 7 \text{ V}, \\ \log(I_{D}) = \min. \text{ A} \\ \end{array} & \begin{array}{c} 0.99 \\ -/0.26 \\ \end{array} \\ \\ V_{\text{CS}} = 7 \text{ V}, \\ \log(I_{D}) = \min. \text{ A} \\ \end{array} & \begin{array}{c} -/0.26 \\ -/0.26 \\ \end{array} \\ \\ V_{\text{CS}} = 0 \text{ V}, \\ V_{\text{DS}} = 100 \text{ V}, \\ \text{osc. level} = 30 \text{ mV} \\ \end{array} \\ C_{\text{ISS}} & \begin{array}{c} (\text{E-mode}) \\ (\text{E-mode}) \\ V_{\text{CS}} = -5 \text{ V}, \\ V_{\text{DS}} = 100 \text{ V}, \\ \text{osc. level} = 30 \text{ mV} \\ \end{array} \\ \\ C_{\text{OSS}} & \begin{array}{c} V_{\text{CS}} = 0 \text{ V}, \\ V_{\text{DS}} = 100 \text{ V}, \\ \text{osc. level} = 30 \text{ mV} \\ \end{array} \\ C_{\text{CSS}} & \begin{array}{c} (\text{E-mode}) \\ V_{\text{CS}} = -5 \text{ V}, \\ V_{\text{DS}} = 50 \text{ V}, \\ V_{\text{DS}} = 50 \text{ V}, \\ \text{osc. level} = 30 \text{ mV} \\ \end{array} \\ C_{\text{RSS}} & \begin{array}{c} (\text{E-mode}) \\ V_{\text{CS}} = -5 \text{ V}, \\ V_{\text{DS}} = 100 \text{ V}, \\ \text{osc. level} = 30 \text{ mV} \\ \end{array} \\ C_{\text{E-mode}} & \begin{array}{c} 12 \text{ (max.)/16.7} \\ - \\ -/10.2 \\ \end{array} \\ \begin{array}{c} -/64.4 \\ -/10.2 \\ -/10.2 \\ \end{array} \\ C_{\text{RSS}} & \begin{array}{c} (\text{E-mode}) \\ V_{\text{CS}} = -5 \text{ V}, \\ V_{\text{DS}} = 50 \text{ V}, \\ \text{osc. level} = 30 \text{ mV} \end{array} \\ \end{array} $

and a bias voltage $V_{\rm DS}=25$ V, parasitic capacitances $C_{\rm ISS}$, $C_{\rm OSS}$, and $C_{\rm RSS}$ are 2361.7, 243.7, and 61.7 pF, respectively, and $C_{\rm ISS}$ is under the value specified in the datasheet (2800 pF (typ.)), whereas $C_{\rm OSS}$ and $C_{\rm RSS}$ are close to the datasheet values (255 (typ.), 64 pF (typ.)). For the E-mode GaN FET, at $V_{\rm GS}=0$ V and $V_{\rm DS}=100$ V, parasitic capacitances $C_{\rm ISS}$, $C_{\rm OSS}$, $C_{\rm RSS}$ are 473.7, 301, and 16.7 pF, respectively, which are close to the datasheet values (540 (max.), 350 (max.), and 12 pF (max.)). For the D-mode GaN FET, at $V_{\rm GS}=-5$ V and $V_{\rm DS}=50$ V, the parasitic capacitances $C_{\rm ISS}$, $C_{\rm OSS}$, and $C_{\rm RSS}$ are 72.7, 64.4, and 10.2 pF, respectively. Comparison of datasheet and measured characteristics are listed in Table 1, and Table 2 lists the important I-V and capacitance model parameters for E-and D-mode used in this study.

According to (6a) and (6b), the parameters listed in Table 2 are used. The relationships $C_{\rm ISS} = C_{\rm GS} + C_{\rm GD}$, $C_{\rm OSS} = C_{\rm GD} + C_{\rm DS}$, and $C_{\rm RSS} = C_{\rm GD}$ are used. Plots of $C_{\rm ISS}$, $C_{\rm OSS}$, and $C_{\rm RSS}$ are shown in Figures 10(c) and 10(d). The simulated and experimental curves are similar.

3.4. Isolated Gate Drive Detection. A turn-off voltage of 0 V is used for the E-mode GaN FET; therefore, the full-conduction voltage is limited to 5.5 V. For the D-mode GaN FET, the used turn-off voltage is -5 V, and full-conduction voltage is limited to 2 V. Hence, the driving voltage for the E-mode GaN FET gate-to-source voltage is set to 0-5 V; in other words, $V_{\rm ISO}$ is set to 5 V, and the D-mode GaN FET gate source driving voltage is set to -5 to 0 V. At driving voltages of 0-5 V and -5 to 0 V, the E- and D-mode MOSFET waveforms can be contrasted. Regardless of the MOSFET mode, the voltage probe was used to measure the voltage between the gate terminal and the ground terminal. The E-mode MOSFET waveforms are the same as the ideal isolated gate drive circuit detection signal, as depicted in Figures 3 and 4; the gate voltage when turned on is +29 V and decreases to 0 V when turned off (Figure 11(a)). The D-mode MOSFET gate voltage waveform is +24 V, which decreases to 0 when turned off (Figure 11(b)). When measuring the E-mode GaN FET, the gate voltage is +29 V when turned on, but a difference in

GaN FETs model parameter			
Parameter	E-mode	D-mode	
Transconductance parameter (A/V ²)	24	2.1	
Zero-bias threshold voltage	1 V	-3.9 V	
Fitting parameter to adjust the curvature	0.4	0.6	
External gate to source capacitance (nF)	0.45	0.06	
External gate to drain capacitance			
C_{GD0} (nF)	0.1	0.02	
$V_{J}(V)$	0.66	0.75	
m	0.39	0.14	
External drain to source capacitance			
C_{DS0} (nF)	0.89	0.07	
$V_{J}(V)$	0.4	0.35	
m	0.22	0.05	
Stray capacitance in the circuit (nF)	2	2	
Voltage probe resistance (Ω)	10 M	1 M	
GaN FET turn-off resistance (Ω)	7.647 M	904.8 k	
	Parameter Transconductance parameter (A/V²) Zero-bias threshold voltage Fitting parameter to adjust the curvature External gate to source capacitance (nF) External gate to drain capacitance C_{GD0} (nF) V_{J} (V) m External drain to source capacitance C_{DS0} (nF) V_{J} (V) m Stray capacitance in the circuit (nF) Voltage probe resistance (Ω)	ParameterE-modeTransconductance parameter (A/V²)24Zero-bias threshold voltage1 VFitting parameter to adjust the curvature0.4External gate to source capacitance (nF)0.45External gate to drain capacitance0.1 V_J (V)0.66 M 0.39External drain to source capacitance0.89 V_J (V)0.4 M 0.22Stray capacitance in the circuit (nF)2Voltage probe resistance (Ω)10 M	

voltage level exists between the gate and the ground. The large change in the voltage level is in the 0–24 V range, as shown in Figure 12(a). D-mode GaN FETs exhibit the same phenomenon, as shown in Figure 12(b). The differences are caused by the turn-off impedance $R_{\rm DS(off)}$. The larger the turn-off impedance is, the smaller the leakage current is; the across voltage $V_{\rm S(off)}$ is small, and the difference between source-to-ground voltage value is close to 0. Conversely, when the turn-off impedance is small, the leakage current is large, and the source-to-ground voltage approaches +24 V. Therefore, the turn-off ability of GaN FETs can indirectly screen device uniformity. Moreover, the impedance value can be quantified.

When $V_{\rm GS}$ = 5 V, the E-mode GaN FET turns on. The gate-to-ground voltage is +29 V; when $V_{GS} = 0$ V, the Emode GaN FET turns off, which is equivalent to the turnoff resistance $R_{DS(off)}$; the voltage probe resistance is R_L . When the Kirchhoff circuit laws are applied, the power supply voltage $V_{\rm DD}$ through $R_{\rm DS(off)}$ and R_L generate the leakage drain current I_{DSS} . Through the isolated gate drive circuit architecture, the voltage probe resistance R_L is $10 \, \mathrm{M}\Omega$ and power supply voltage $V_{\rm DD}$ is 24 V. The $V_{\rm S(off)}$ values for the two modes are 13.6 V and 23.0 V, as shown in Figure 12(a). Substituting these values into (2), $R_{DS(off)}$ is obtained as 7.647 and 0.435 M Ω . Using a digital multimeter in series with the source terminal and the voltage probes (R_I) to measure the GaN FET device during the turn-off state, the leakage currents I_{DSS} are obtained as 1.340 and 2.365 μ A. By substituting $V_{S(\text{off})}$ in (1a), leakage currents I_{DSS} are obtained as 1.36 and 2.30 μ A, which are similar to the measured values.

Next, the gate-to-ground voltage waveform of the D-mode GaN FET is measured. When $V_{\rm GS}$ is 0 V, the D-mode GaN FET drain and source conducts and shorts, and the source terminal voltage is +24 V. Because $V_{\rm GS}=0$ V, the gate terminal voltage is +24 V; when $V_{\rm GS}=-5$ V, the GaN FET is

off, because the resistance of the D-mode GaN FET $R_{\rm DS(off)}$ is not large enough; therefore, leakage current flows, and the source terminal voltage relative to ground cannot be reduced to 0 V. Next, the turn-off voltage of the D-mode GaN FET is measured using the 10 M Ω voltage probe; the value is always 19 V. The turn-off impedance $R_{\rm DS(off)}$ is much lower than 10 M Ω ; therefore, the voltage probe is adjusted to 1 M Ω to repeat the experiments. $V_{S(\rm off)}$ is in the 0–19 V range. $R_{\rm DS(off)}$ and voltage probe is measured as $V_{S(\rm off)}$ voltage. From (1a), (1b), and (2), the leakage current $I_{\rm DSS}$ and turn-off impedance $R_{\rm DS(off)}$ can be obtained.

The waveform variability of the D-mode GaN FET is similar to that of the E-mode GaN FET, as shown in Figure 12(b). The D-mode GaN FET under a voltage probe $R_L=1\,\mathrm{M}\Omega$ varies in the 16–20 V range. From (2), $R_\mathrm{DS(off)}$ of the D-mode GaN FET is 463.4 k Ω when $V_{S(off)}$ is 16.4 V and 904.8 k Ω when $V_{S(off)}$ is 12.6 V. However, when $V_{S(off)}$ exceeds 24 – 5 = 19 V, the turn-off impedance is insufficient and the transistor does not turn off.

In the E-mode GaN FET, the threshold voltage $V_{\rm TH}$ of the output characteristic curve I-V model parameter is set to 1V and K_P is set to 24. An external capacitor is used as listed in Table 2. In the isolated gate driver circuit architecture, the voltage probe resistance $R_L=10~\mathrm{M}\Omega$, power supply voltage $V_{\rm DD}=24~\mathrm{V}$, and measuring voltage $V_{\rm S(off)}=13.6~\mathrm{V}$. From (2), $R_{\rm DS(off)}$ impedance is derived as $7.647~\mathrm{M}\Omega$ when $V_{\rm S(off)}$ is $13.6~\mathrm{V}$; therefore, when E-mode GaN FET turns off, the drain-to-source $R_{\rm DS(off)}$ is equivalent to a $7.647~\mathrm{M}\Omega$ resistor. R_L is the internal voltage probe resistance, which is $10~\mathrm{M}\Omega$ at $10x~\mathrm{magnification}$. In the D-mode GaN FET, the threshold voltage $V_{\rm TH}$ of its I-V output characteristic curve model is $-3.9~\mathrm{V}$ and K_P is 2.1. The external capacitor is used as parasitic capacitance. The turn-off impedance $R_{\rm DS(off)}$ of




FIGURE 10: Parasitic capacitance: (a) E-mode MOSFET, (b) D-mode MOSFET, (c) E-mode GaN FET, and (d) D-mode GaN FET.

the experimental device using the 10x magnification voltage probe is much lower than 10 M Ω . Hence, a 1x (1 M Ω) probe is used to measure ($R_L=1\,{\rm M}\Omega$); the power supply voltage $V_{\rm DD}=24\,{\rm V}$ and the measured $V_{\rm S(off)}$ voltage = 12.6 V. From (2), when $V_{\rm S(off)}$ voltage is 12.6 V, $R_{\rm DS(off)}$ is 904.8 k Ω . The equivalent turn-off resistance $R_{\rm DS(off)}$ between the drain-source is equivalent to 904.8 k Ω .

SPICE circuits are established through the equivalent model described in Figure 5. The gate resistor uses 100 Ω $R_{\rm G}$, and the E-mode GaN FET gate terminal wave signal $V_{\rm GS}$ voltage is 0–5 V, whereas the D-mode GaN FET $V_{\rm GS}$ is –5 to 0 V. Gate pulse width, period, and frequency of the PWM

signal are 100 μ s, 500 μ s, and 2 kHz, respectively. The numerical analysis software predicts that the gate drive circuit board has external drain-source stray capacitance $C_{\rm stray}$ and that the actual measurements of waveform segments have a slower falling slope. Because of stray capacitance $C_{\rm stray}$ parallel to drain-to-source and gate-to-drain, the turn-off $V_{\rm GS}$ slope falls slowly in the waveform. The estimates of the stray capacitance $C_{\rm stray}$ value are 2 nF. The GaN FET gate detection simulation parameters are shown in Table 2.

Figures 13 and 14 present the E- and D-mode GaN FET gate detection simulation circuit waveform as shown in black line and measurement waveform as shown in orange




FIGURE 11: MOSFET gate drive detection signal waveforms: (a) E-mode and (b) D-mode.




FIGURE 12: GaN FET gate drive detection signal waveforms: (a) E-mode and (b) D-mode.

line superimposing they are matching each other. When the isolated gate detection circuit stops sending the PWM signal to the gate terminal and GaN FET is set to close long enough, the falling slope waveform segment of the discharge through circuit stray capacitance $C_{\rm stray}$ and load resistor R_L from +24 V floating voltage discharge to the voltage $V_{\rm S(off)}$ is in accordance with the measurement. The influence of the parasitic capacitance of the input capacitance $C_{\rm ISS}$ on $V_{\rm GS}$ voltage switching waveform can be observed by enlarging the $V_{\rm GS}$ voltage signal timeline, as shown in the inset of Figures 13(a), 13(b) and 14(a), 14(b); the enlarged $V_{\rm GS}$ voltage signal charge and discharge waveforms are shown in Figures 13(c), 13(d), 14(c), and 14(d). The simulation and experimental gate voltage waveforms of the charge and discharge match perfectly.

The results of the screening and recording of the turn-off voltage $V_{S(\text{off})}$ and the corresponding $R_{\text{DS(off})}$ of the E-mode GaN FET voltages are shown in Figure 15. The off-resistance of E-mode GaN FETs is larger than 1 M Ω , whereas those of D-mode GaN FETs are approximately in the 0.5–1.5 M Ω range.

4. Conclusions

The on-resistance $R_{\rm DS(ON)}$ of E-mode GaN FET and NCTU D-mode GaN FET is 0.025–0.03 Ω and 0.25–0.3 Ω ; both of these values are lower than that of MOSFET. Nevertheless, NCTU's D-mode GaN FET can be further improved using the parallel method to reduce on-resistance. Regarding parasitic capacitance, the $C_{\rm RSS}$ of the E-mode GaN FET is far lower




FIGURE 13: Simulation results of E-mode GaN FET.

than that of the enhanced MOSFET; a smaller C_{RSS} capacitance value indicates that the Miller plain area is relatively short and that the switching time is shorter. Compared with the turn-off resistance of different samples, the electrical characteristics of each MOSFET device are highly consistent, whereas those of GaN FET exhibit less uniformity. GaN FETs are currently under development, and the electrical characteristics of each component are relatively unstable; the variability is larger than that in MOSFET. This study established a standardized electrical measurement procedure that provides necessary information for designers. In addition, a simple and accurate GaN FET model was established on the basis of the measured electrical characteristics. The simulation waveforms can be used to obtain information on GaN FET's internal parasitic capacitance, turn-off impedance $R_{
m DS(off)}$, and stray capacitance $C_{
m stray}$ in the inverter circuit board. The proposed GaN FET isolated gate drive circuit screening method by $R_{\mathrm{DS(off)}}$ detection provides a simple uniformity sorting method. The results show that the higher the off-state voltage $V_{S(\text{off})}$ is, the smaller the turn-off voltage

 $V_{
m DS(off)}$ is; in other words, the device has a lower $R_{
m DS(off)}$. The leakage current in GaN devices is much larger than that in MOSFET devices in the turn-off state. The off-resistance of MOSFET is generally larger than 10 M Ω . By contrast, the off-resistance of E-mode GaN FETs is larger than 1 M Ω , whereas those of D-mode GaN FETs are approximately in the 0.5–1.5 M Ω range. Devices with the same off-state voltage $V_{S(off)}$ perform similarly. Moreover, the larger the turn-off resistance $R_{DS(off)}$ is, the closer the characteristics are to those specified in the datasheet.

Conflict of Interests

The authors declare that there is no conflict of interests regarding the publication of this paper.

Acknowledgments

This work was supported by the CSIST Project CSIST-0101-V108(104), Taiwan. The authors would like to thank




FIGURE 14: Simulation results of D-mode GaN FET.




Figure 15: The turn-off voltage $V_{\rm S(off)}$ and the corresponding $R_{
m DS(off)}$ of E-mode GaN FETs.


Professor Edward Yi Chang of NCTU for supporting GaN devices, Professor Stone Cheng of NCTU for supporting package technology, and National Nano Device Laboratories, Hsinchu, Taiwan, for their very helpful suggestions and technical support.

References

- [1] B. Ozpineci, L. M. Tolbert, S. K. Islam, and M. Chinthavali, "Comparison of wide bandgap semiconductors for power applications," in *Proceedings of the 10th European Conference on Power Electronics and Applications*, Toulouse, France, September 2003.
- [2] K. Shenai, M. Dudley, and R. F. Davis, "Rugged electrical power switching in semiconductors: a systems approach," *Proceedings of the IEEE*, vol. 102, no. 1, pp. 35–52, 2014.
- [3] T. Ueda, M. Ishida, T. Tanaka, and D. Ueda, "GaN transistors on Si for switching and high-frequency applications," *Japanese Journal of Applied Physics*, vol. 53, no. 10, Article ID 100214, pp. 1–8, 2014.
- [4] K. Shirabe, M. M. Swamy, J.-K. Kang et al., "Efficiency comparison between Si-IGBT-based drive and GaN-based drive," *IEEE Transactions on Industry Applications*, vol. 50, no. 1, pp. 566–572, 2014.
- [5] B. Wang, N. Tipirneni, M. Riva, A. Monti, G. Simin, and a. E. Santi, "An efficient high-frequency drive circuit for GaN power HFETs," *IEEE Transactions on Industry Applications*, vol. 45, no. 2, pp. 843–853, 2009.
- [6] P. Chou, S. Cheng, and S. Chen, "Evaluation of thermal performance of all-GaN power module in parallel operation," *Applied Thermal Engineering*, vol. 70, no. 1, pp. 593–599, 2014.
- [7] S. Tsai, H. Hsu, Y. Tu, and E. Y. Chang, "Investigation of electrical and thermal properties of multiple AlGaN/GaN high-electron-mobility transistors flip-chip packaged in parallel for power electronics," *Applied Physics Express*, vol. 8, no. 3, Article ID 034101, 4 pages, 2015.
- [8] H. Umegami, F. Hattori, Y. Nozaki, M. Yamamoto, and O. Machida, "A Novel high-efficiency gate drive circuit for normally off-type GaN FET," *IEEE Transactions on Industry Applications*, vol. 50, no. 1, pp. 593–599, 2014.
- [9] Y. Xi, M. Chen, K. Nielson, and R. Bell, "Optimization of the drive circuit for enhancement mode power GaN FETs in DC-DC converters," in *Proceedings of the 27th Annual IEEE Applied Power Electronics Conference and Exposition (APEC '12)*, pp. 2467–2471, IEEE, Orlando, Fla, USA, February 2012.
- [10] J. Strydom and A. Lidow, "Driving eGaN transistors for maximum performance," 2011, http://epc-co.com/.
- [11] P. Jacqmaer, J. Everts, R. Gelagaevz, P. Tant, and J. Driesen, "Fast robust gate-drivers with easily adjustable voltage ranges for driving normally-on wide-bandgap power transistors," in *Proceedings of the 14th International Power Electronics and Motion Control Conference (EPE-PEMC '10)*, pp. T244–T251, Ohrid, Macedonia, September 2010.
- [12] How to Drive GaN Enhancement Mode Power Switching Transistors, GaNSystems Application Note GN001, http://www .gansystems.com/.
- [13] Designing Hard-switched Bridges with GaN, Transphorm Application Note AN0004, http://www.transphormusa.com/.
- [14] L. Balogh, "Design and application guide for high speed MOSFET gate drive circuit," in *Proceedings of the 2001 Power Supply Design Seminar*, Texas Instruments, 2001.

[15] Design and Application Guide of Bootstrap Circuit for High Voltage Gate Drive IC, Fairchild Application Note AN-6076, http://www.fairchildsemi.com/.


- [16] IRF630 ST Microelectronics Datasheet, http://www.st.com/.
- [17] IXTA6N50D2, IXTP6N50D2, IXTH6N50D2 Datasheet, http:// ixdev.ixys.com/DataSheet/DS100177B%28IXTA-TP-TH6N50D2% 29.pdf.
- [18] EPC2010 Datasheet, http://epc-co.com/.
- [19] EPC GaN Transistor Parametric Characterization Guide, http:// epc-co.com.
- [20] A. Ortiz-Conde, F. J. García Sánchez, J. J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectronics Reliability*, vol. 42, no. 4-5, pp. 583–596, 2002.
- [21] Agilent Technologies, Agilent B1505A Power Device Analyzer/Curve Tracer, Step by Step Measurement Handbook for Power MOSFET, http://www.agilent.com/.
- [22] Fairchild AN-9005, Driving and Layout Design for Fast Switching. Super-Junction MOSFETs, http://www.semi.com/ an/AN/AN-9005.pdf.
- [23] K. Shah and K. Shenai, "Simple and accurate circuit simulation model for gallium nitride power transistors," *IEEE Transactions* on *Electron Devices*, vol. 59, no. 10, pp. 2735–2741, 2012.
- [24] Y. Cheng, M.-C. Jeng, Z. Liu et al., "A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation," *IEEE Transactions on Electron Devices*, vol. 44, no. 2, pp. 277–287, 1997.
- [25] IsSpice4 User's Guide, http://www.intusoft.com.

















Submit your manuscripts at http://www.hindawi.com

