

Article



LDMOS Channel Thermometer Based on a Thermal Resistance Sensor for Balancing Temperature in Monolithic Power ICs

Tingyou Lin^{1,*}, Yingchieh Ho^{2,*} and Chauchin Su³

- ¹ Institute of Communications Engineering, National Chiao-Tung University, Hsinchu 30010, Taiwan
- ² Department of Electrical Engineering, National Dong-Hwa University, Hualien 97401, Taiwan
- ³ Department of Electrical Engineering, National Chiao-Tung University, Hsinchu 30010, Taiwan; ccsu@mail.nctu.edu.tw
- * Correspondence: liam0.cm98g@g2.nctu.edu.tw (T.L.); ycho@mail.ndhu.edu.tw (Y.H.); Tel.: +886-3-571-2121 (ext. 54429) (T.L.)

Received: 16 April 2017; Accepted: 10 June 2017; Published: 15 June 2017

Abstract: This paper presents a method of thermal balancing for monolithic power integrated circuits (ICs). An on-chip temperature monitoring sensor that consists of a poly resistor strip in each of multiple parallel MOSFET banks is developed. A temperature-to-frequency converter (TFC) is proposed to quantize on-chip temperature. A pulse-width-modulation (PWM) methodology is developed to balance the channel temperature based on the quantization. The modulated PWM pulses control the hottest of metal-oxide-semiconductor field-effect transistor (MOSFET) bank to reduce its power dissipation and heat generation. A test chip with eight parallel MOSFET banks is fabricated in TSMC 0.25 μ m HV BCD processes, and total area is 900 \times 914 μ m². The maximal temperature variation among the eight banks can reduce to 2.8 °C by the proposed thermal balancing system from 9.5 °C with 1.5 W dissipation. As a result, our proposed system improves the lifetime of a power MOSFET by 20%.

Keywords: monolithic power ICs; temperature sensor; oscillator; thermal balancing; power metal-oxide-semiconductor (MOS); calibration

1. Introduction

Monolithic power integrated circuits (ICs) are popular in small and medium power applications such as power modules for LED lighting and portable devices [1–3]. High-voltage (HV) switching metal-oxide-semiconductor field-effect transistor (MOSFETs) and low-voltage (LV) control circuits are integrated in a single chip for not only reducing the circuit footprint but also decreasing the ICs package cost. Both the static power dissipation and the power efficiency can be improved accordingly. However, thermal management and reliability are significant challenges [4–7]. Most monolithic power ICs use lateral double-diffused MOSFETs (LDMOSs) as the switching devices. They are inferior to discrete switches, such as vertical double-diffused MOSFETs (DMOSs) or integrated gate bipolar transistors (IGBT) in that they have larger turn-on resistances R_{on} [8]. A larger R_{on} implies greater power dissipation, $P_d = I_L^2 R_{on}$. However, the temperature distribution is affected by many kinds of factors. As the number of transistors is more than 10,000 in a discrete power MOSFET IC, the transistor's lifetime will decrease as the channel temperature exceeds 75 °C. Therefore, the on-chip channel temperature sensing is necessary to optimize the operations of power MOSFET.

A high-voltage power MOSFET that is constructed as a parallel MOSFET bank of multiple smaller transistors is called a large array device. The transistors are arranged in a sophisticated manner so that load current is uniformly distributed to them in parallel. Many layout styles, including multi-fingers,

waffle, overlapping circular gate, wave, and diamond styles have been developed. However, the uniform distribution of the load current is still difficult to guarantee [9]. Figure 1 shows an infrared thermal photograph of a 45 V N-type power MOS with a power dissipation of 1 W. The temperature at the substrate ring is 53.3–55.2 °C, and that at the top metal above the transistor channel is 42.4–46.1 °C. However, both the temperatures are not the exact temperature in the transistor channel. Back-end layers could cause the infrared thermal method of temperature measuring to yield erroneous results owing to die surface condition and radiative transfer [10]. As a rule of thumb, every 10 °C increases in the channel temperature decreases the lifetime of semiconductor device in a half [11].



Figure 1. Infrated thermal photo of a power MOSFET.

Thermal resistance model is a popular method to derive channel temperature from the case or the ambient temperatures, but it is an average value. The finite element (FE) thermal model simulates the thermal characterization of high-power modules by using RC network for thermal impedance [12]. It is effective to design heat dissipations in the presets, if the equivalent RC network is completely tracked. Some on-chip temperature sensors have been proposed to measure exact temperature from solid-state devices. These sensors are inherently sensitive to temperature. Diodes have been used in their analog counterparts because the yield voltage is a positive temperature coefficient due to reverse saturation current I_{S} [13]. However, the diodes and analog to digital converter (ADC) are not suitable for the high-resolution power IC applications owing to their large layout size, nonlinearity characteristics, and large temperature variations in measurements. In [14], a diode is used and an ADC is applied to perform the readout. Moreover, the system requires the area overhead and has to work at over 100 °C. In some cases, bandgap-based voltage reference circuits are used as their voltages are proportional to absolute temperature (PTAT) [15]. A differential temperature sensor is used to determinate the efficiency of Radio frequency (RF) linear power amplifiers [16]. In addition, a voltage-to-frequency converter is used to increase the resolution and simplifies the calibration method. Apart from above, even in most digital ICs, ring oscillators as temperature sensors are used due to delay lines, which depend on device temperature [17–23]. As temperature sensors need to be embedded near the channel of power MOS, the ring oscillators and bandgap-based sensors are not suitable for MOS bank because of latch-up rule violation and the layout area in consideration. Temperature balancing technologies are common in the multi-core processor for controlling the performances of each core and further reducing and balancing the temperatures. In [24], the strategy of the equalizing temperature in integrated circuits has been reported to the optimum choice of the stabilized chip temperature. However, the technique is seldom used in power applications.

In this paper, a method of thermal balance with on-chip temperature monitoring is proposed for monolithic power ICs. The method identifies the hottest of MOSFET bank and reduces its power and thermal dissipation. The temperature-sensing device is an on-chip poly-silicon strip. A temperature-to-frequency converter (TFC) is developed to quantize an on-chip temperature as a digital code. For considering the chip area and balancing the control bits, the power MOSFET

3 of 14

architecture can be divided into eight banks to monitor the channel temperature in the bank level. An average temperature monitor is proposed because the temperature will be saturated to a DC value after the chip working for a while. Based on the output of the temperature sensor, the hottest device can be identified. The equivalent duty cycle can thus be adjusted.

The rest of the paper is organized as follows. Section 2 develops an on-chip temperature monitoring technique. Section 3 introduces the pulse-width-modulation (PWM) methodology for temperature balancing. Section 4 details the corresponding circuit implementation and measurements made on a 0.25 μ m 1P3M test chip. Finally, Section 5 draws conclusions.

2. Materials and Methods Proposed On-Chip Temperature Monitoring

Figure 2 presents the system block diagram of the proposed on-chip thermal balancing architecture, which is composed of two parts. The right part includes a temperature sensor with eight MOSFET banks in a parallel, an 8-1 Mux, and an RC oscillator (OSC). Each MOSFET bank has an individual gate control signal and a temperature sensing poly resistor. The 8-1 Mux is used to select one resistor for sensing the local temperatures and is connected to the OSC. The left part includes the thermal balancing controller, which is used to perform thermal balancing, which is verified by a field programmable gate array (FPGA) and the principle is introduced in Section 3.



Figure 2. Proposed thermal balancing architecture.

The sensing device in our temperature sensor is a poly-silicon strip, which can be placed next to the drain/source of the MOSFET bank under consideration. Figure 3 presents the eight parallel banks. A poly-silicon strip (thick gray line) is embedded in the middle of each MOSFET bank. Each bank has a total width of 5000 μ m (50 μ m × 50 fingers × 2 blocks), and the layout of poly and oxide diffusion (OD) layers as shown in Figure 4. The embedded sensors use to measure each of the MOSFET banks and notify the temperature variation within neighboring cells.

The change in resistance of the integrated resistor with temperature is

$$R(T) = R_O \times \left(1 + TC1 \times \Delta T + TC2 \cdot \Delta T^2\right)$$
(1)

where R_O is the resistance at room temperature, *TC1* and *TC2* are the first and second-order temperature coefficients, and ΔT is the change in temperature. TSMC design guideline indicates that $\Delta R/R_O$ equal to -9% in a poly resistor for any change in temperature (ΔT) varies from 25 to 150 °C, whereas *TC2* has a small effect on resistance because *TC1* >> *TC2* (larger than two orders). The simulated temperature coefficient is

$$TC1_S = \frac{\Delta R/R_0}{\Delta T} = \frac{-9\%}{150 - 25} = -0.072\%/^{\circ}C.$$
 (2)



Figure 3. Equivalent circuit of eight MOSFET banks with poly-silicon strips as temperature sensing devices.



Figure 4. Layout of each MOSFET bank with a temperature sensor.

Figure 5 shows the detail circuitry of the proposed TFC, which is a stable multi-vibrator where R_T is a poly resistor of the poly-silicon temperature sensor and a capacitor (*C*) is added to adjust the frequency of the OSC. The OSC includes two rail-to-rail comparators and an set-reset (SR) latch. The oscillation period is as follows.

$$\tau = \tau_1 + \tau_2 = R_T \times C \times \left(ln \frac{V_{dd} - V_{low}}{V_{dd} - V_{high}} + ln \frac{V_{high}}{V_{low}} \right).$$
(3)

For example, $V_{dd} = 2.5 \text{ V}$, $V_{low} = 0.15 \text{ V}$, and $V_{high} = 2.35 \text{ V}$ and set, so $\tau = 5.5 \times R_T \times C$ and $f = 1/\tau$. The design parameters are set as follows. The poly-silicon strip is 2 µm wide and 480 µm long with an equivalent resistance of 41 k Ω and *C* is 8 pF. According to Equation (3), the oscillation period is 1.8 µs, and the oscillation frequency is 554 kHz.

Based on Equation (1), the frequency or the period can be obtained to determine R_T if *C* is known. The measuring time determines the accuracy of temperatures, which can be derived as follows. Suppose that τ_{min} and τ_{max} are the minimal and maximal periods, according to Equation (1), at maximal and minimal operating temperatures, T_{max} and T_{min} . N is the resolution and the number of temperature levels between T_{max} and T_{min} . The measuring time τ_{meas} must satisfy

$$\frac{\tau_{meas}}{\tau_{min}} - \frac{\tau_{meas}}{\tau_{max}} \ge N. \tag{4}$$

$$\tau_{meas} \ge \frac{\tau_{max} \cdot \tau_{min}}{\tau_{max} - \tau_{min}} \times N.$$
(5)

If $\tau_{meas} = (1 \pm x) \cdot \tau_o$, then τ_o is the period in which the average of oscillation period is determined, and *x* is the maximal deviation from the average,

$$\tau_{meas} \ge \frac{\tau_o}{2x} \times N. \tag{6}$$

For example, if τ_o is 1 µs and *x* is 5%, then $\tau_{min} = 0.95$ µs and $\tau_{max} = 1.05$ µs. For a given resolution, say *N* is equal to 1000, and for a fixed value of $\tau_{meas} = 10$ ms, the maximal count of τ_{meas}/τ_{min} is 10,526, and the minimal count of τ_{meas}/τ_{max} is 9524. In this case, a 14 bit counter is required to count maximal and minimal value of measured frequency.



Figure 5. Proposed TFC circuit.

Unfortunately, *C*, R_T , and *x* are difficult to predict precisely. Process variation is another critical challenge in temperature sensing. As shown in Figure 5, all of the temperature sensing resistors (R_{T0-7}) share the same capacitor, comparators, SR latch, and inverter in the TFC circuit. Ideally, the oscillation frequency is determined only by R_T . Suppose that MOSFET banks M_i and M_j have temperature T_i and T_j , respectively. With a negative temperature coefficient, once the oscillation frequency f_i is higher than T_j . Since the oscillation frequency depends on the sensing resistor R_T and capacitor *C*, a target of the frequency range can be designed with the size of the poly-silicon strip and the capacitor. The sensing resistor is designed related large as compared to the parasitic resistance of interconnections and TFC switches. As a result, we assumed that $R_T >> R_P$. In addition, the temperature sensitivity of the sensing resistor is larger than the parasitic resistance of the capacitor can be ignored in the TFC circuit. However, process variation and circuit mismatch affect the results from metal routing paths, switching devices, and sensing resistors, even at a fixed temperature. Consequently, a mechanism to calibrate process variation and mismatches is developed.

3. Calibrations and Thermal Balancing Methodology

Since the poly resistor determines the frequency of the TFC, as a function of temperature, the power MOS operation with self-heating can balances the channel temperature in each bank by pulse-width-modulation (PWM) methodology. F_i is the total number of frequencies recorded by frequency count module (FREQCount) and calibrate module (CALIB) is a calibration module that overcomes accuracy problems related to process variation and circuit mismatch. MAXSearch finds the MOSFET bank with the highest temperature, whereas PWMMod reduces the number of PWM pulse of the hottest bank to lower down its temperature. Figure 6 shows the flowchart of the proposed thermal balancing method. The above loop will keep iterating whenever power and PWM signal are provided.



Figure 6. Flowchart of proposed thermal balancing mechanism.

The circuit mismatch is suppressed by the TFC circuit with an oscillator and eight sensing resistors, and a subtractor of the calibration method is expected to cancel the process mismatch. In the calibration module, ΔF_i *is* the number of changed frequencies, recorded and compared with F_i , whereas ΔF_i is defined as $\Delta F_i = F_i - CF_i$. CF_i is the number of frequencies of the *i*th MOSFET bank at the calibration time when power devices are not functioning. Figure 7 displays the block diagram of the calibration module in Figure 2. It consists of two register files, CF_{0-7} and F_{0-7} . CF_{0-7} store the number of calibration frequencies. At the beginning of CALIB = 1, the power MOS is turned off, and the sensing resistors are sequentially selected. The frequency of the TFC is recorded in CF_i . In the operation mode and measuring (MEAS) mode of CALIB = 0, the frequencies are counted, and the number is recorded as F_i . Finally, CF_i is subtracted from F_i , yielding ΔF_i for comparison of the channel temperatures. For example, the total number of frequencies is stored in a counting time of 1 ms, the oscillator through a sensing resistor, R_{T2} , working at T = 25 °C and T = 100 °C (after heating). The results are subtracted, $F_{0,100 \circ C} - CF_{0,25 \circ C}$, yielding the temperature level in transistor bank 2 (TX2).



Figure 7. Block diagram of the calibration module.

The hottest bank is defined as the one with the largest ΔF_i . After the hottest device has been identified, a PWM modification scheme for that bank is employed. A PWM signal is a repetitive pulse stream that periodically turns on devices. To reduce the temperature of the hottest bank, one pulse is suppressed in every *K* pulse, as shown in Figure 8. In Figure 8, TX2 is assumed to be the hottest bank. The gate control for TX2 has an effective duty cycle of $3/4 \times D$ if one out of four pulses is suppressed. Therefore, the power dissipation of TX2 is 3/4, reducing the temperature.



Figure 8. Gate control scheme of PWM modification to each MOSFET banks for thermal balancing.

However, decreasing the effective duty cycle for TX2 will reduce the overall power output. In a closed loop system, the feedback mechanism is activated to increase the duty cycle to maintain the overall power output level. Suppose that *N* numbers of MOSFET banks are in parallel and the original and the final duty cycle are D_0 and D_1 , respectively. The overall duty cycles of all *N* devices, or total output current, must be equal to each other before and after PWM modification. Therefore,

$$N \times D_0 = \frac{(K-1)}{K} \times D_1 + (N-1) \times D_1.$$
(7)

$$D_1 = \frac{N}{(N-1/K)} \times D_0.$$
 (8)

The left- and right-hand sides of Equation (7) are the accumulated duty of all devices. According to Equation (8), the adjusted duty cycle is greater than the original. Consider for example, K = 4, N = 8, and $D_0 = 0.25$; the adjusted duty cycle $D_1 = 0.258$, increasing by 0.8% after PWM modification. Accordingly, TX2 has an effective duty cycle of 0.194 (3/4 × 0.258), which is 78% of the original 0.25. The remaining seven banks share the suppressed pulse of TX2, with an increase in the adjusted duty cycle of 0.8%.

4. Experimental Results and Discussion

To demonstrate the feasibility of the proposed methodology, a test power chip and a test board are used. An on-chip temperature sensor is implemented using TSMC 0.25 μ m BCD processes. Figure 9 shows the die photograph of the proposed test chip. The test chip includes eight LDMOS with individual gate controls and a common source and drain, an 8-1MUX, and an OSC.

The experiment is composed of the following five steps. First, cad tools, R3D (Silicon Frontline, San Jose, CA, USA) and ANSYS Multiphysics (ANSYS, Canonsburg, PA, USA) are used to simulate the thermal effects of power MOS transistors and the distribution of temperature in MOSFET banks. Second, the post-layout simulation is performed to verify the TFC conversion mechanism. Third, the chip is put into a lab oven to validate and calibrate the temperature coefficients according to the RC OSC. Fourth, the CALIB and MEAS modes are conducted to count the oscillation frequencies with 0–1.5 W power dissipation. Finally, the PWMMod reduces the effective duty cycle for the hottest device.

It confirms that the proposed algorithm reduces the peak temperature and any kind of variation in temperature for eight MOSFET banks.



Figure 9. Die photograph.

4.1. Power and Thermal Simulation

Based on the power MOS layout in Figure 10a, Figure 10(b–d) show the power MOS simulated IR drop, power dissipation, and temperature distribution, obtained using R3D, based on a power dissipation of 1.5 W (I_D = 2.14 A, V_{DS} = 0.7 V at 25 °C). They show power density in W/µm (Figure 10b), IR drops of drain voltage distribution (Figure 10c), and source voltage distribution in the top metal layer (Figure 10d), and the overall temperature distribution in silicon (without metal consideration) is also shown. These figures indicate that the maximal power dissipation mismatch is 6.7%. The power dissipation is 1.5 W uniformly to eight parallel MOSFET banks without metal wiring. The distribution of power dissipation, obtained by R3D, is fed into ANSYS to conduct a thermal analysis. Figure 11 shows the results of ANSYS simulation related to the distribution of power dissipation results. The maximal temperature difference between the banks is 3.4 °C, where TX1 is the hottest bank and TX4 is the coolest bank. Figure 10 shows the hot spot with common-centroid distribution, which can be achieved by the symmetrical layout and the power devices placements theoretically. However, the temperature distribution is formed by many factors such as power dissipations, heat source locations, and thermal sink device areas [24]. In practical cases, the power MOSFET is operated under non-ideal conditions, such as turned-on uniformity, bonding wire consistency, and chip and package symmetry. Therefore, the hot spot is transferred to the left side of the chip in Figure 11 due to the location of the power MOS.



(a)



Figure 10. Cont.



Figure 10. R3D and ANSYS simulations of: (**a**) the power MOS layout; (**b**) the power density at channel; (**c**) the drain side potential; (**d**) the source side potential at the top metal layer.



Figure 11. ANSYS simulations of banks temperature results.

Based on the 3D simulation results, we can predict the expected temperature imbalances to determine the sensitivity and resolution of the implemented sensors as shown in Figure 11. The simulation shows the temperature distribution based on the boundary conditions of specific power dissipations, volumes, and material properties. Moreover, conditions of the power dissipations of banks, the places of heat sources, and the sizes of thermal sink components can be changed to make the analyses more accurate, whereas the routing metal, bonding wire, packaging material, and testing Printed circuit board (PCB) are the part of the thermal sink devices. However, these boundary condition factors would result in the difficulties of the analyses. Moreover, these factors would not add new data regarding to the expected temperature imbalances.

4.2. Temperature Coefficient Extraction

To verify the RC OSC and the temperature coefficient of the sensing poly-resistors (R_T), the test chip is placed in a temperature-controlled lab oven. The oscillation frequency is 508.2 kHz when $V_{high} = 2.35$ V and $V_{low} = 0.15$ V. Table 1 shows the total number of frequencies F_i and frequencies increased ΔF_i , measured by using the FPGA board. The first row presents the set temperatures. The second row presents the measurements of frequencies obtained by FREQCount and CALIB from FPGA. The third row is the calibration result ($\Delta F_T = F_T - CF_T$). The temperature coefficient is derived as follows.

$$TC = \frac{F_{100} - F_{25}}{\Delta T} = \frac{45995 - 43524}{100 - 25} = 33/^{\circ}C.$$
 (9)

	25 °C	50 °C	75 °C	100 °C
Measured F	43,524	44,362	45,165	45,995
Measured ΔF	0	838	1641	2471

Table 1. Calibration the total number of frequency versus temperature.

From Equations (2) to (3), it can be inferred that the frequency depends on the resistance as follows: $(F_i - CF_i)/CF_i \propto (R_{Ti} - R_{Oi})/R_{Oi}$. The measured temperature coefficient $TC1_M$ is $-0.0716\%/^{\circ}C$ and the simulated temperature coefficient $TC1_S$ is $-0.072\%/^{\circ}C$. Since the measurement time is 83.34 ms, the desired *TC* is 396 Hz/ $^{\circ}C$ (*TC*/83.34 ms). The derived *TC* is a linear approximation of an exponential RC OSC. Figure 12 shows a plot of temperature sensors as a function of temperature before and after the calibration. In Figure 12b, we can see the dispersion between sensors and linearities, fitting the baseline of Table 1.



Figure 12. Frequency of the eight temperature sensors plotted as a function of temperature: (**a**) Before calibration; (**b**) after calibration.

Based on these results, the frequencies offsets of the resistance mismatches can be obtained in Figure 12a. The temperature coefficient TC can be estimated according to the calibration in pre-measurement process. Therefore, the absolute temperatures can be obtained by the calibration. The probability errors of the measurements are about 1% of the resistance mismatch for relative errors and $\pm 30\%$ of the resistor tolerance for absolute errors. Despite the research on the maximal temperature address of the MOSFET bank, the absolute temperature information is not necessary. The calibration ΔF compensates the frequency error by the subtraction method.

4.3. Experiments and Discussion

Figure 13 shows the experiment that involved a channel thermometer. In this experiment, measurements were made by forcing the continuously dissipated power into the power MOS using an Agilent N6705B source meter. The FPGA board recorded the total number of frequencies. Table 2 lists the measured temperatures based on TC = 33/°C; the counts after calibration are shown in parentheses. For comparison with each bank, the maximal and minimal temperatures are 102.7 °C and 93.1 °C. ANSYS simulations yield corresponding values of 98.55 °C and 95.34 °C. The maximal temperature difference is 9.6 °C (TX7 vs. TX4). The proposed method is highly accurate because it involved calibration using a lab oven.



Figure 13. Photograph of measurement apparatus.

 Table 2. Calibration the total number of frequency versus temperature.

Bank	0 W	0.1 W	0.5 W	1 W	1.5 W
TX0	26.0°C (0)	33.2°C (237)	56.3 °C (1001)	78.1 °C (1719)	99.5 °C (2424)
TX1	26.0°C (0)	34.5°C (282)	53.7°C (915)	80.9 °C (1812)	96.9 °C (2338)
TX2	26.0°C (0)	32.1°C (202)	55.4°C (970)	77.8 °C (1711)	95.2 °C (2284)
TX3	26.0°C (0)	29.2°C (106)	55.7°C (981)	79.8 °C (1776)	95.6 °C (2298)
TX4	26.0°C (0)	31.4°C (177)	52.8°C (883)	79.9 °C (1779)	93.1 °C (2215)
TX5	26.0°C (0)	32.5°C (214)	55.4°C (971)	80.4 °C (1794)	95.8 °C (2302)
TX6	26.0°C (0)	33.5°C (248)	52.7°C (882)	81.4 °C (1829)	95.8 °C (2303)
TX7	26.0°C (0)	33.6°C (252)	53.7°C (914)	84.8 °C (1941)	102.7 °C (2532)

4.4. Thermal Balancing by PWM Modification

To verify the effectiveness of the thermal balancing method, the following experiment was conducted. The LDMOS was connected to a 6705B DC Power Analyzer (Keysight, Santa Rosa, CA, USA) to force a dissipation of $P_D = 0-1.5W$, and each gate was controlled by a 50% duty signal. To provide one pulse room for PWM modification, one pulse out of eight was reduced, as shown in Figure 14a. This will allow another seven pulses to turn on. Table 3 lists temperature measurement results before thermal balancing. Since the MOS power dissipated at 0–0.5 W, the measurement results for each bank in Table 3 were close to each other and a significant temperature difference of 9.5 °C at $P_D = 1.5$ W.



Figure 14. Each gate signal in the lateral double-diffused MOSFET (LDMOS) (**a**) before modification and (**b**) after modification.

Bank	0 W 0 A	0.1 W 0.29 A	0.5 W 0.63 A	1 W 0.87 A	1.5 W 1.03 A
TX0	26.0 °C	32.7 °C	55.9 °C	77.6 °C	99.0 °C
TX1	26.0 °C	34.4 °C	53.6 °C	80.8 °C	96.7 °C
TX2	26.0 °C	31.9 °C	55.2 °C	77.6 °C	95.0 °C
TX3	26.0 °C	34.2 °C	55.9 °C	80.0 °C	95.8 °C
TX4	26.0 °C	31.1 °C	52.5 °C	79.7 °C	92.9 °C
TX5	26.0 °C	32.1 °C	55.0 °C	80.0 °C	95.4 °C
TX6	26.0 °C	33.1 °C	52.3 °C	81.0 °C	95.4 °C
TX7	26.0 °C	33.3 °C	53.4 °C	84.5 °C	102.4 °C

Table 3. Measurement results of temperature at $7/8 \times 50\%$.

Since TX7 and TX0 were the hottest banks at $P_D = 1.5$ W, their effective duty cycle was reduced to $1/2 \times 50\%$ from $7/8 \times 50\%$ by PWMMod (as one of every two pulses was suppressed). To maintain the overall duty cycle, the duties for coolest banks TX1–6 are increased to $8/8 \times 50\%$ (without suppressed). Figure 14b plots each gate signal after PWM modification. The original active duty cycles are all $7/8 \times 50\%$ as shown in Figure 14a. Moreover, for maintaining the equal electrical characteristics of the power MOS, seven out of eight banks of the power MOS are turned on during each cycle. Figure 15 shows the temperature profiles with and without PWM modification. The temperatures of TX0 and TX7 are reduced, whereas the temperatures of TX1-6 are increased because their duty cycles are different from TX0 and TX7. The PWMMod yield the PWM signals without suppressing the duty cycle for $8/8 \times 50\%$ from $7/8 \times 50\%$ of TX1–6. Therefore, the original temperature difference of 9.5 °C is reduced to 2.8 °C (99.2–96.4 °C).



Figure 15. Photograph of measurement apparatus.

4.5. Lifetime Improvement

This paper shows that the equalized temperature in eight banks of power MOS. Based on the studies in [25,26], the lifetime can be predicted according to the temperature acceleration model as follows.

$$AF_T = \frac{\tau_{OP}}{\tau_S} = e^{\frac{E_a}{k} \times \left(\frac{1}{T_{OP}} - \frac{1}{T_S}\right)}$$
(10)

where AF_T is the temperature acceleration factor. E_a is the activation energy, which is assuming to 0.7 eV for the silicon junction defect, and k is the Boltzmann constant is 8.617 × 10⁻⁵ eV. A lifetime test for reliability requires $\tau_{OP} = 1000$ h (0.34 y) at an operating channel temperature of $T_{OP} = 150$ °C. Herein, T_S is the stress temperature, and τ_S is the obtained lifetime. Table 4 presents the estimated lifetime based on Figure 15. The worse bank determines. Therefore, the lifetime of the power MOS can be improved by 20%, while the balancing method changes the worst bank from TX7 to TX1.

Before	Lifetime (Before)	After	Lifetime (After)
99.0 °C	4.73 y	98.2 °C	4.96 y
96.7 °C	5.42 y	99.3 °C	4.65 y
95.0 °C	6.00 y	98.1 °C	4.99 y
95.8 °C	5.72 y	98.6 °C	4.84 y
92.9 °C	6.81 y	96.4 °C	5.52 y
95.4 °C	5.86 y	98.7 °C	4.81 y
95.4 °C	5.86 y	96.4 °C	5.52 y
102.4 °C	3.88 y	98.2 °C	4.96 y
	Before 99.0 °C 96.7 °C 95.0 °C 95.8 °C 92.9 °C 95.4 °C 95.4 °C 102.4 °C	Before Lifetime (Before) 99.0 °C 4.73 y 96.7 °C 5.42 y 95.0 °C 6.00 y 95.8 °C 5.72 y 92.9 °C 6.81 y 95.4 °C 5.86 y 95.4 °C 5.86 y 102.4 °C 3.88 y	Before Lifetime (Before) After 99.0 °C 4.73 y 98.2 °C 96.7 °C 5.42 y 99.3 °C 95.0 °C 6.00 y 98.1 °C 95.8 °C 5.72 y 98.6 °C 92.9 °C 6.81 y 96.4 °C 95.4 °C 5.86 y 98.7 °C 95.4 °C 5.86 y 96.4 °C 102.4 °C 3.88 y 98.2 °C

Table 4. Lifetime estimation at 1.5 W power dissipation.

5. Conclusions

This paper proposes a thermal balancing method for monolithic power ICs. The method yields the exact chip temperature and heat distribution, which can thus be changed to improve the lifetime of the power MOS in the test chip. According to the readings of a real-time LDMOS junction thermometer, the thermal balancing method modulates individual gate PWM control and modifies the operating time of each MOSFET banks of the power MOS. The proposal includes a calibration mechanism that mitigates process variation and layout mismatches. A test chip with eight parallel MOSFET banks was fabricated by using the TSMC 0.25 μ m HV BCD process. The balancing mechanism was developed through the FPGA board. The experimental results inferred that, under a power dissipation of 1.5 W, the maximal temperature variation among the eight banks was 9.5 °C without modification and 2.8 °C with modification. The full chip lifetimes of the power MOS are determined by the maximal temperature of the MOSFET bank. This paper verified that the temperature of the hottest bank was reduced from 102.4 °C (TX7) to 99.3 °C (TX1), which improves the overall lifetime by 20%. Since a large active die area increases temperature difference, the lifetime is proportional to the area of power MOS. According to the temperature acceleration model, the lifetime can be further improved in practical cases.

Acknowledgments: The authors would like to thank CIC for helping the chip's tape-out and infrared measurement support, TSMC Semiconductor Fab for providing the 0.25 μ m HV BCD process manufacture, and Department of Device Engineering of Vanguard International Semiconductor Corporation for the measurement and thermal simulation support.

Author Contributions: Tingyou Lin is the project leader and developed and verified the whole circuits and the system. Yingchieh Ho gave helpful comments on project and planning, scheduling, and debugging the results of the experiments. Chauchin Su is the supervisor and provided insightful comments and suggestions.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Baliga, B.J. An overview of smart power technology. IEEE Trans. Electron Devices 1991, 38, 1568–1575. [CrossRef]
- 2. Baliga, B.J. The future of power semiconductor device technology. Proc. IEEE 2001, 89, 822–832. [CrossRef]
- Li, L.; Gao, Y.; Mok, P.K.T.; Sun, I.-S.M.; Park, N. A 16–28-W 92.8%-Efficiency Monolithic Quasi-Resonant Led Driver with Constant-Duty-Ratio Frequency Regulator. *IEEE Trans. Circuits Syst. II Exp. Briefs* 2015, 62, 1199–1203. [CrossRef]
- 4. Pfost, M.; Costachescu, D.; Mayerhofer, A.; Stecher, M.; Bychikhin, S.; Pogany, D.; Gornik, E. Accurate temperature measurements of DMOS power transistors up to thermal runaway by small embedded sensors. *IEEE Trans. Semicond. Manuf.* **2012**, *25*, 294–302. [CrossRef]
- 5. Pfost, M.; Boianceanu, C.; Lohmeyer, H.; Stecher, M. Electrothermal simulation of self-heating in DMOS transistors up to thermal runaway. *IEEE Trans. Electron Devices* **2013**, *60*, 699–707. [CrossRef]
- Pfost, M.; Costachescu, D.; Podgaynaya, A.; Stecher, M.; Bychikhin, S.; Pogany, D.; Gornik, E. In Small embedded sensors for accurate temperature measurements in DMOS power transistors. In Proceedings of the IEEE International Conference on Microelectronic Test Structures, Hiroshima, Japan, 22–25 March 2010. [CrossRef]

- 7. Wolpert, D.; Ampadu, P. Temperature effects in semiconductors. In *Managing Temperature Effects in Nanoscale Adaptive Systems*; Springer: New York, NY, USA, 2012; pp. 15–33.
- 8. Moens, P.; Roig, J.; Desoete, B.; Bauwens, F.; Rinaldi, A.; Vanmeerbeek, P.; Jenicot, G.; Tack, M. Safe operating area considerations for integrated trench-based power devices. *IEEE Trans. Devices Mater. Rel.* **2009**, *9*, 516–523. [CrossRef]
- Biondi, T.; Greco, G.; Allia, M.C.; Liotta, S.F.; Bazzano, G.; Rinaudo, S. Distributed Modeling of Layout Parasitics in Large-Area High-Speed Silicon Power Devices. *IEEE Trans. Power Electron.* 2007, 22, 1847–1856. [CrossRef]
- Usamentiaga, R.; Venegas, P.; Guerediaga, J.; Vega, L.; Molleda, J.; Bulnes, F.G. Infrared Thermography for Temperature Measurement and Non-Destructive Testing. *Sensors* 2014, 14, 12305–12348. [CrossRef] [PubMed]
- 11. Viswanath, R.; Wakharkar, V.; Watwe, A.; Lebonheur, V. Thermal performance challenges from silicon to systems. *Intel Tech. J.* **2000**, *4*, 1–16.
- 12. Iachello, M.; Luca, V.D.; Petrone, G.; Testa, N.; Fortuna, L.; Cammarata, G.; Graziani, S.; Frasca, M. Lumped parameter modeling for thermal characterization of high-power modules. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2014**, *4*, 1613–1623. [CrossRef]
- Khemka, V.; Parthasarathy, V.; Zhu, R.; Bose, A.; Roggenbauer, T. Detection and optimization of temperature distribution across large-area power MOSFETs to improve energy capability. *IEEE Trans. Electron Devices* 2004, *51*, 1025–1032. [CrossRef]
- 14. Bowers, S.M.; Sengupta, K.; Dasgupta, K.; Parker, B.D.; Hajimiri, A. Integrated Self-Healing for mm-Wave Power Amplifiers. *IEEE Trans. Microw. Theory Technol.* **2013**, *61*, 1301–1315. [CrossRef]
- 15. Pathrose, J.; Zou, L.; Chai, K.T.C.; Je, M.; Xu, Y.P. Temperature Sensor Front End in SOI CMOS Operating up to 250 °C. *IEEE Trans. Circuits Syst. II Exp. Briefs* **2014**, *61*, 496–500. [CrossRef]
- Altet, J.; Gomez, D.; Perpinyà, X.; Mateo, D.; González, J.L.; Vellvehi, M.; Jordà, X. Efficiency determination of RF linear power amplifiers by steady-state temperature monitoring using built-in sensors. *Sens. Actuators A Phys.* 2013, 192, 49–57. [CrossRef]
- 17. Chen, C.-C.; Chen, C.-L.; Lin, Y. All-Digital Time-Domain CMOS Smart Temperature Sensor with On-Chip Linearity Enhancement. *Sensors* **2016**, *16*, 176. [CrossRef] [PubMed]
- Chen, P.; Chen, S.C.; Shen, Y.S.; Peng, Y.J. All-Digital Time-Domain Smart Temperature Sensor With an Inter-Batch Inaccuracy of −0.7 °C ± 0.6 °C After One-Point Calibration. *IEEE Trans. Circuits Syst. I Reg. Pap.* 2011, 58, 913–920. [CrossRef]
- 19. Ituero, P.; Ayala, J.L.; Lopez-Vallejo, M. A Nanowatt Smart Temperature Sensor for Dynamic Thermal Management. *IEEE Sens. J.* 2008, *8*, 2036–2043. [CrossRef]
- 20. Chen, C.-C.; Chen, C.-L.; Lin, Y.-T. Accurate Behavioral Simulator of All-Digital Time-Domain Smart Temperature Sensors by Using SIMULINK. *Sensors* 2016, *16*, 1256. [CrossRef] [PubMed]
- 21. Marcos, C.; Pena, J.M.S.; Torres, J.C.; Santos, J.I. Temperature-Frequency Converter Using a Liquid Crystal Cell as a Sensing Element. *Sensors* **2012**, *12*, 3204–3214. [CrossRef] [PubMed]
- 22. Osuna, C.G.; Ituero, P.; López-Vallejo, M. A self-timed multipurpose delay sensor for field programmable gate arrays (FPGAS). *Sensors* **2013**, *14*, 129–143. [CrossRef] [PubMed]
- 23. Chen, C.-C.; Chen, H.-W. A linearization time-domain CMOS smart temperature sensor using a curvature compensation oscillator. *Sensors* 2013, *13*, 11439–11452. [CrossRef] [PubMed]
- 24. Suwa, T.; Hadim, H. Thermal modeling technique for multiple transistors within silicon chip. *J. Electron. Packag.* **2011**, *133*, 041015. [CrossRef]
- 25. Hu, C.; Tam, S.C.; Hsu, F.-C.; Ko, P.-K.; Chan, T.-Y.; Terrill, K.W. Hot-electron-induced MOSFET degradation—model, monitor, and improvement. *IEEE J. Solid-State Circuits* **1985**, *20*, 295–305.
- Mesgarzadeh, B.; Saab, I.S.; Alvandpour, A. Reliability challenges in avionics due to silicon aging. In Proceedings of the IEEE International Symposium on Design and Diagnostics of Electronic Circuits Systems, Tallinn, Estonia, 18–20 April 2012; pp. 342–347.



© 2017 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).