

### Available online at www.sciencedirect.com SCIENCE ODIRECT .



Applied Surface Science 238 (2004) 429-432

www.elsevier.com/locate/apsusc

## Interfacial microstructure and electrical properties of PT/Al<sub>2</sub>O<sub>3</sub>/Si annealed at high temperatures

San-Yuan Chen\*, Chi-Sheng Hsiao, Jung-Jui Hsu

Department of Materials Science and Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, ROC

Available online 28 July 2004

#### **Abstract**

Pb<sub>1+x</sub>TiO<sub>3</sub> (PT) thin films were deposited on Al<sub>2</sub>O<sub>3</sub>(10 nm)/Si using lead acetate trihydrate and titanium isopropoxide with the addition of glycerol (GL) chelating agent as precursors. It was found that perovskite PT phase can be well crystallized at a lower temperature of 600 °C and excellent memory properties are obtained. However, with increasing annealing temperature above 700 °C, charge-injection mode instead of ferroelectric behavior was detected. Cross-sectional TEM results illustrate that with an increase of annealing temperature and Pb content in the PT films, diffusion envelops and even composition separations were detected in the interface of PT/Al<sub>2</sub>O<sub>3</sub>/Si. It was believed that the degradation in the ferroelectric memory properties is strongly related to the change of microstructure and composition in the interface of PT/Al<sub>2</sub>O<sub>3</sub>/Si. © 2004 Elsevier B.V. All rights reserved.

PACS: 81.15.Fg; 68.55.-a; 77.80.-e

Keywords: PbTiO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/Si; Ferroelectric; Interfacial microstructure; Memory properties

#### 1. Introduction

Ferroelectric random access memories (FRAMs) have attracted much attention recently because of lower writing voltage and faster switching speed than those of flash memory [1]. To further improve the cell size and device performance, one-transistor (1T) ferroelectric metal-oxide-semiconductor field-effect transistor (FeMOSFET) type memory is desirable

[2]. Unfortunately, the progress of 1T FeMOSFET memory is obstructed by the interface reaction between ferroelectric materials and Si that greatly degrades the device characteristics [3]. It is essential to develop low-temperature process to avoid the interdiffusion between Si and ferroelectric films for onetransistor (1T) ferroelectric MOSFET memory structure. Therefore, in this research, our investigation will be focused on the effect of annealing temperature on the physical properties and the memory properties of PT/Al<sub>2</sub>O<sub>3</sub>/Si capacitor. The interfacial microstructure in the interface of PT/Al<sub>2</sub>O<sub>3</sub>/Si will be examined to investigate the annealing temperature on structure stability and phase change of PT/Al<sub>2</sub>O<sub>3</sub>/Si FeMOS capacitor to elucidate the property degradation at high temperature.

E-mail address: sychen@cc.nctu.edu.tw (S.-Y. Chen).

Corresponding author. Tel.: +886 3 5731818; fax: +886 3 5724727.

#### 2. Experimental procedure

# 2.1. PT stock solution synthesis and thin film deposition

A  $\sim \! 10$  nm thick  $Al_2O_3$  gate dielectric was deposited on p-type (1 0 0) Si wafers [4]. Lead acetate trihydratem, titanium isopropoxide and glycerol (GL) chelating agent were used as PT precursors to deposit PT thin films on  $Al_2O_3/Si$  by spinning coating [5]. After multiple coatings, the wet multi-layer films were further annealed at  $450-800\,^{\circ}\text{C}$  under oxygen ambient.

#### 2.2. Film and capacitor characterization

The crystal phase of the PT films was determined by x-ray diffraction (XRD) method. The surface morphology and the thickness of PT were observed by transmission electron microscopy (TEM). For electrical measurement, Au was used as upper electrode with area of  $5 \times 10^{-4}$  cm<sup>2</sup> and Al bottom electrode was deposited at the back side of Si substrates. Capacitance–voltage (C-V) and current density–voltage (J-V) characteristics of PT capacitors were measured.

#### 3. Results and discussion

#### 3.1. Phase evolution and interfacial microstructure

The XRD patterns of Fig. 1 show that the perovskite phase can be developed below 500 °C and well




Fig. 1. XRD patterns of  $Pb_{1.1}TiO_3/Al_2O_3/Si$  annealed at 450–800  $^{\circ}C.$ 




Fig. 2. Cross-sectional TEM images of (a)  $Pb_{1.1}TiO_3/Al_2O_3/Si$  annealed at 700 °C, and  $Pb_{1.3}TiO_3/Al_2O_3/Si$  annealed at (b) 700 and (c) 800 °C.

crystallized above 550 °C for GL-added Pb<sub>1.1</sub>TiO<sub>3</sub> (PT) film on Al<sub>2</sub>O<sub>3</sub>/Si. In contrast, without the addition of glycerol chelating agent, no apparent crystalline phase was detected from PT/Al<sub>2</sub>O<sub>3</sub>/Si annealed at 500 °C, but, above 600 °C, the perovskite phase starts to appear. The cross-sectional TEM images in Fig. 2(a) illustrate that a sharp interface was observed for GL-added Pb<sub>1.1</sub>TiO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/Si annealed at 700 °C and no trace of Si was detected in the PT film. As increasing the Pb content in the GL-added PT films, a diffusion envelop marked with arrow can be clearly discerned from Fig. 2(b) for the GL-added Pb<sub>1.3</sub>TiO<sub>3</sub> films annealed at 700 °C and the GL-added PT film has been separated into two-layers. As increasing




Fig. 3. Composition analysis of PT-1, PT-2 and diffusion envelop in Fig. 2(b).

annealing temperature up to 800 °C, a strong interaction and inter-diffusion has occurred in the interface and the diffusion envelop is further transformed into diffusion layer as shown in Fig. 2(c) where the Al<sub>2</sub>O<sub>3</sub> insulator layer has been damaged. When the composition in each layer of Fig. 2(b) was further analyzed using EDS, as shown in Fig. 3, it was found that not only Ti but also Pb has been diffused into Si through Al<sub>2</sub>O<sub>3</sub> insulator. The top PT-1 layer was composed of Pb, Ti, O and Si, indicating that the Si has been diffused into the PT film through Al<sub>2</sub>O<sub>3</sub> barrier. In contrast, although Pb, Si, O and few Al can be detected from the PT-2 layer, the Ti peak almost disappears compared to that from PT-1 layer. In addition, it was observed that the diffusion envelop near to Al<sub>2</sub>O<sub>3</sub> contains more Pb and some Ti. Therefore, the formation mechanism of the diffusion envelop in the GL-added PT/Al<sub>2</sub>O<sub>3</sub>/Si structure can be tentatively elucidated as follows. During annealing process, both elements of Pb and Ti tend

to diffuse into Si and this results in the formation of (Pb, Ti)-deficient PT near to Al<sub>2</sub>O<sub>3</sub>. With increasing annealing temperature or Pb content, the driving force for Pb diffusion is increased. Therefore, the diffusion envelop will be enlarged and becomes flatten.

#### 3.2. Memory properties

Fig. 4 shows the C-V characteristics of GL-added Pb<sub>1.1</sub>TiO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/Si stacked dielectrics. It was found that as the GL-added Pb<sub>1.1</sub>TiO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/Si stacked structure was annealed at 600-700 °C, well-behaved C-V curves without distortion were obtained. A memory window of 1.9 V is measured for GL-added  $Pb_{1.1}TiO_3/Al_2O_3/Si$  at  $\pm 5$  V bias voltage. For the sample annealed at 700 °C, it is noticed that the memory window value of GL-added PT/Al<sub>2</sub>O<sub>3</sub>/Si capacitors would change from positive to negative as increasing bias voltage above 5 V, which may be due to the increased leakage current and charge trapping at high voltages. A clockwise hysteresis loop corresponds to ferroelectric mode [6] while the counter-clockwise hysteresis loop is caused by the chargeinjection phenomenon. In sharp contrast, as the GLadded PT/Al<sub>2</sub>O<sub>3</sub>/Si was annealed above 800 °C, although the GL-added PT film shows good crystallite, no discerned C-V memory window can be detected.

Although the *C-V* curves can be obtained for the Pb-excess GL-added Pb<sub>1,3</sub>TiO<sub>3</sub> films on Al<sub>2</sub>O<sub>3</sub>/Si




Fig. 4. C-V characteristics of PbTi $_{1.1}$ O $_3$ /Al $_2$ O $_3$ /Si capacitors annealed at 600–800  $^{\circ}$ C.




Fig. 5. J-V characteristics of PbTi<sub>1.1</sub>O<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/Si capacitors annealed at 600 and 700  $^{\circ}$ C.

annealed at  $600\,^{\circ}\text{C}$ , a smaller memory window was obtained compared to that of GL-added Pb<sub>1.1</sub>TiO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/Si because a charge-injection mode was generated, indicating a great number of defects or trap sites have been created. Furthermore, as the films were annealed at temperature above 650  $^{\circ}\text{C}$ , no apparent C-V memory window can be detected.

Fig. 5 illustrates that the leakage current density of GL-added Pb<sub>1.1</sub>TiO<sub>3</sub>/Al<sub>2</sub>O<sub>3</sub>/Si annealed at 600 °C is  $1.3 \times 10^{-7}$  A/cm² at 100 kV/cm, much lower than that of the film annealed at 700 °C. This smaller leakage current and larger breakdown voltage may be related to the microstructure of GL-added PT films. Furthermore, with an increase of annealing temperature and Pb content in the GL-added PT films, the leakage current density was rapidly increased that is strongly correlated with the formation of the diffusion envelop in the interface of Al<sub>2</sub>O<sub>3</sub>/Si. However, the leakage current is still low enough for advanced deep sub-µm application.

#### 4. Conclusions

The perovskite PT phase can be well crystallized at a lower temperature of 600 °C and excellent memory properties are obtained for GL-added PT/Al<sub>2</sub>O<sub>3</sub>/Si. However, with increasing annealing temperature above 700 °C, charge-injection mode instead of ferroelectric behavior was detected. Cross-sectional TEM results illustrate that diffusion envelops and even composition separations will be generated in the interface of GL-added PT/Al<sub>2</sub>O<sub>3</sub>/Si at a higher annealing temperature and Pb-rich composition. It was believed that the degradation in the ferroelectric memory properties is strongly related to the change of microstructure and composition in GL-added PT/Al<sub>2</sub>O<sub>3</sub>/Si.

#### Acknowledgements

The authors gratefully acknowledge the financial support by the National Science Council of the Republic of China through NSC91-2215-E-009-051 contract.

#### References

- C.A. Paz De Araujo, J.D. Cuchiaro, L.D. McMillan, M.C. Scott, J.F. Scott, Nature (London) 374 (1995) 627.
- [2] A. Chin, M.Y. Yang, C.L. Sun, S.Y. Chen, IEEE Electron Device Lett. 22 (2001) 336.
- [3] Y. Lin, B.R. Zhao, H.B. Peng, B. Xu, H. Chen, F. Wu, H. J Tao, Z.X. Zhao, J.S. Chen, Appl. Phys. Lett. 73 (1998) 2782.
- [4] A. Chin, C.C. Liao, C.H. Lu, W.J. Chen, C. Tsai, in: Proceedings of the Symposium on VLSI Technology, 1999, 135 pp.
- [5] T.-C. Mo, S.Y. Chen, Ferroelectrics 259 (2001) 305.
- [6] Y. Fujisaki, T. Kijima, H. Ishiwara, Appl. Phys. Lett. 78 (2001) 1285.