



Electrical and Compositional Properties of Co-Silicided Shallow p^+ -n Junction Using Si-Capped/Boron-Doped $\text{Si}_{1-x}\text{Ge}_x$ Layer Deposited by UHVCME

Hsiang-Jen Huang, Kun-Ming Chen, Chun-Yen Chang,^z and Tiao-Yuan Huang

Department of Electronics Engineering and Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan

Co-silicided, strained boron-doped $\text{Si}_{1-x}\text{Ge}_x$ p^+ /n junction with different Ge mole fractions deposited by ultrahigh vacuum chemical molecular epitaxy (UHVCME), suitable for raised source/drain metal oxide semiconductor field effect transistor applications, is studied. The electrical and compositional characteristics are presented. By using a Co/Si-cap/graded $\text{Si}_{1-x}\text{Ge}_x$ structure, optimum forward and reverse diode characteristics with a near perfect forward ideality factor (*i.e.*, <1.01) can be obtained for the p^+ -n junction. The low area leakage current extracted from Si-capped samples confirms that serious lattice misfit problems during silicidation, typical of Co/pure $\text{Si}_{1-x}\text{Ge}_x$ samples, is largely eliminated by Si capping. In addition, the specific contact resistance is found to decrease as Ge mole fraction increases, and would be even lower if Si capping is used for silicidation. Finally, the composition of Co/ $\text{Si}_{1-x}\text{Ge}_x$ and Co/Si-cap/ $\text{Si}_{1-x}\text{Ge}_x$ interfacial reaction is studied by high-resolution X-ray spectra. Our results show that even after a second anneal at 850°C, very little lattice distortion is discovered. Five harmonic peaks still remain even after a second anneal at 850°C. Transmission electron micrograph also exhibits good uniformity and interface quality.
© 2001 The Electrochemical Society. [DOI: 10.1149/1.1346619] All rights reserved.

Manuscript submitted September 6, 2000; revised manuscript received November 6, 2000.

The heterojunction bipolar transistor (HBT) with $\text{Si}_{1-x}\text{Ge}_x$ base has been extensively studied due to its potential advantage of overcoming the conflicting requirements between base resistance and transit time, a limitation which has plagued the conventional homojunction bipolar transistors.¹⁻³ The silicided SiGe layer has also been proposed for fabricating a raised source/drain region of metal-oxide-semiconductor (MOS) field-effect transistor, as well as for optical device applications.^{4,5} By adding Ge to the strained $\text{Si}_{1-x}\text{Ge}_x$ layer, the cutoff wavelength can be extended.⁶ Concurrently, with the recent surge in research interest of sub-0.1 μm complementary MOS (CMOS) technologies, the formation of shallow p^+ source/drain (S/D) junction with low contact resistivity has received particular research attention. One of the most effective ways to form a shallow p^+ S/D junction is to use selective epitaxy growth (SEG) for $\text{Si}_{1-x}\text{Ge}_x$ on the exposed S/D active area.⁷⁻¹⁰ This results in a self-aligned raised S/D structure which is beneficial in reducing the effective junction depth and contact resistivity.

Significant efforts have thus been made to understand the phase formations and properties of metal/ $\text{Si}_{1-x}\text{Ge}_x$ reactions.¹¹⁻²³ Among the potential metal silicides, CoSi_2 is particularly attractive for its low resistivity, cubic crystal structure, relatively small lattice mismatch with Si, and its compatibility with self-aligned silicide (SALICIDE) scheme. In the past few years, the reaction of the Co/strained- $\text{Si}_{1-x}\text{Ge}_x$ /Si system has been actively studied.^{16,17,20-23} The compound formation after thermal treatment and the stability of the strained $\text{Si}_{1-x}\text{Ge}_x$ layer during silicide formation were investigated. For high-speed device applications, $\text{Si}_{1-x}\text{Ge}_x$ layer is usually heavily doped. The effects of the high dopant concentration on the Co silicidation process with Si or $\text{Si}_{1-x}\text{Ge}_x$, and the redistribution of dopants during silicidation were studied.^{22,24,25} A significant accumulation of Ge between the unreacted SiGe and the silicided region was observed on the boron-doped $\text{Si}_{0.8}\text{Ge}_{0.2}$ samples, suggesting that the redistributions of B and Ge occur.

Since undesirable SiGe precipitants and the resultant dislocations occurred for direct reaction between Co and $\text{Si}_{1-x}\text{Ge}_x$, Co silicidation by using Si as sacrificial layer on top of $\text{Si}_{1-x}\text{Ge}_x$ film have been studied to achieve better metal silicide/ $\text{Si}_{1-x}\text{Ge}_x$ interface.^{26,27} However, a detailed study of Ge ratio on electrical and compositional characteristics of Co/Si-cap/SiGe SEG p^+ /n diode were not available in the literature.

The present paper examines the electrical and compositional properties of Co-silicided SEG $\text{Si}_{1-x}\text{Ge}_x$ /Si p^+ -n heterojunction diodes by using ultrahigh vacuum chemical molecular epitaxy (UHVCME) deposited $\text{Si}_{1-x}\text{Ge}_x$ layer with different Ge mole fractions (*i.e.*, $=x$). The diodes were fabricated on silicon wafers containing oxide patterns. In addition to being a low temperature process, UHVCME is also known to be advantageous in minimizing the impurity contamination due to its low base pressure. This study thus paves the way for future device applications of $\text{Si}_{1-x}\text{Ge}_x$ heterojunction bipolar transistor and advanced MOS transistors using a raised silicided $\text{Si}_{1-x}\text{Ge}_x$ source/drain.

Experimental

n-Type 6 in. silicon (100) wafers of 10-15 Ω cm were used as the starting substrates. The exposed active regions were first defined by patterning and etching a 300 nm isolation oxide. Then, following a standard RCA clean and a 1:50 HF:H₂O dip, 100 nm boron-doped $\text{Si}_{1-x}\text{Ge}_x$ ($x = 0, 0.09, 0.14, \text{ and } 0.2$) layers, with or without a Si-capping layer, were selectively deposited using an UHVCME system.²⁸ Briefly, the growth chamber was pumped with a 1000 L/s turbomolecular pump to a base pressure of 2×10^{-10} Torr. Next, wafers were heated to the final deposition temperature of 550°C at a ramp rate of $\sim 150^\circ\text{C}/\text{min}$. For growing boron-doped $\text{Si}_{1-x}\text{Ge}_x$ layer, pure Si_2H_6 , GeH_4 , and B_2H_6 were introduced into the growth chamber. For graded $\text{Si}_{1-x}\text{Ge}_x$ (for instance, $\text{Si}_{0.86}\text{Ge}_{0.14}$) structure, a 5 nm $\text{Si}_{1-x}\text{Ge}_x$ film with lower Ge mole fraction (*i.e.*, $x = 0.03, 0.06, 0.09, 0.11$) was grown before depositing the main $\text{Si}_{1-x}\text{Ge}_x$ ($x = 0.14$) layer. After a 900°C, 30 s activation anneal, wafers were loaded into a sputter deposition chamber for a 10 nm Co deposition. Next, a 30 nm thick TiN capping layer was deposited on top of the Co film to prevent metal oxidation and improve uniformity.^{29,30} The Co/ $\text{Si}_{1-x}\text{Ge}_x$ reaction was performed in a rapid thermal annealing (RTA) system equipped with high intensity halogen tungsten lamps. The RTA treatment was carried out in nitrogen ambient for 30 s at 450°C. After selectively removing the unreacted species by wet etching in 4H₂SO₄:1H₂O₂ (30%) solution for 5 min, a second RTA was executed at 800°C for 30 s.

At this stage, some samples from each split were removed for structural, compositional, and planar sheet resistance measurements. The planar sheet resistance was measured by a conventional four-point probe system. While the structural and compositional properties of the reacted thin films were carefully examined by X-ray diffractometry (XRD), high resolution X-ray diffraction with high

^z E-mail: cyc@cc.nctu.edu.tw




Figure 1. Forward and reverse characteristics for silicide/SiGe/Si p^+n junction with and without Si cap. The diode area is $1000 \times 1000 \mu\text{m}$.

energy X-ray beams, Auger electron spectroscopy (AES), and secondary ion mass spectroscopy (SIMS). The high resolution asymmetric θ - 2θ X-ray diffraction measurements consist of a Huber Cu target source with a Si(111) crystal monochromator and a Ragaku scintillation NaI detector to detect the diffracted beams. The test sample was mounted in air at the center of the five-circle diffractometer axes. SIMS measurements were performed in a Cameca IMS5f apparatus. Finally, the morphologies of interfaces were analyzed using cross-sectional transmission electron microscopy (XTEM).

The rest of the wafers continued to receive a back-end passivation oxide. After contact opening, a TiN/Al-4%Cu/TiN/Ti four-layer metal was sputtered and patterned to form the metal interconnect. The electrical characteristics were measured by a HP4145B semiconductor parameter analyzer. The sheet resistance was also extracted using both the transfer length method (TLM) and cross-bridge resistor structure. While the contact resistance was measured by both TLM and Kelvin cross structures.

Results and Discussion

Electrical characteristics.—Figure 1 shows the forward and reverse current-voltage (I-V) characteristics of Co-silicided $\text{Si}_{0.86}\text{Ge}_{0.14}$ diodes with different structures (*i.e.*, with or without Si cap, conventional or graded $\text{Si}_{0.86}\text{Ge}_{0.14}$ structure). The $\text{Si}_{0.86}\text{Ge}_{0.14}$ layer thickness is 100 nm for all samples. It can be seen that the reverse leakage current (I_{OFF}) decreases significantly with the use of a 35 nm Si-cap structure. Moreover, I_{OFF} could be reduced even further with Si cap/graded SiGe structure. This is confirmed again on the leakage current measured at -5 V as a function of diode position on a wafer, as shown in Fig. 2. The depth of all the junctions were all deeper than 45 nm based on SIMS analyses, as the depth was defined when B equals $2 \times 10^{17} \text{ cm}^{-3}$.^{31,32} A large I_{OFF} for the pure $\text{Si}_{0.86}\text{Ge}_{0.14}$ diode is believed to be due to the large misfit dislocations caused by Co/ $\text{Si}_{1-x}\text{Ge}_x$ ternary phase reaction. This is further confirmed by extracting the area component of the leakage current, J_A , by calculating diodes with different areas and peripheries. The resultant J_A as a function of Ge mole fraction for various diode structures is shown in Fig. 3. It can be seen that diodes without Si-cap layer exhibit the highest area leakage current, and the area leakage current increases dramatically with Ge mole fraction. In contrast, the graded structure with Si-cap depicts the lowest area leakage current. Moreover, the area leakage current dependence on the Ge mole fraction is significantly reduced. Because the area leakage current represents the degree of defects and dislocations extended to the junction interface, the above results confirm that the




Figure 2. The reverse leakage current density (J_{OFF}) for $\text{Si}_{0.91}\text{Ge}_{0.09}$ and $\text{Si}_{0.86}\text{Ge}_{0.14}$ SEG diodes at -5 V at different position on a wafer with different structures (diode area: $1000 \times 1000 \mu\text{m}$).

large I_{OFF} for the pure $\text{Si}_{0.86}\text{Ge}_{0.14}$ diode is indeed caused by large misfit dislocations of Co/ $\text{Si}_{1-x}\text{Ge}_x$. A graded structure could further alleviate the defect problem during epitaxial process, especially for samples with large Ge ratio.

For forward bias condition, as also shown in Fig. 1, the Si cap/graded $\text{Si}_{0.86}\text{Ge}_{0.14}$ diode depicts the highest forward current among all splits, especially at a high current level. This is consistent with a lower contact resistance as a result of smaller dislocation density due to reduced $\text{Si}_{1-x}\text{Ge}_x$ lattice stress. The forward ideality factor vs. Ge composition for Co-silicided $\text{Si}_{0.86}\text{Ge}_{0.14}$ diodes with different structures is plotted in Fig. 4. As Ge composition increases, the ideality factor in general increases due to worsened junction quality caused by larger misfit dislocations associated with increased amount of Ge atoms. With the addition of a Si-capped layer for Co silicidation (*i.e.*, 35 nm Si layer for 10 nm Co film), the underlying SiGe layer could remain intact. So the ideality factor is determined mainly by the quality of SiGe epitaxy. Furthermore, with the graded




Figure 3. The extracted area leakage component J_A vs. Ge composition for SEG diodes with different structures.




Figure 4. Forward ideality factor vs. Ge composition for different SEG diode structures.

$\text{Si}_{1-x}\text{Ge}_x$ structure, the mean and deviation of ideality factor could be further improved, because of better lattice quality. An ideality factor of less than 1.005 can be achieved under such a condition.

The mean and deviation of sheet resistance (ρ_s) measured by cross-bridge resistors of each sample as a function of Ge mole fraction are plotted in Fig. 5. It can be seen that for diodes without a Si cap, sheet resistance increases sharply with increasing Ge mole fraction, due to incomplete transformation to CoSi_2 during the second RTA anneal at 800°C . This is contrary to previous reports that low-resistivity CoSi_2 is formed at 800°C for a plane $\text{Co}/\text{Si}_{0.86}\text{Ge}_{0.14}$ reaction.²² It could be that the reaction of $\text{Si}_{1-x}\text{Ge}_x$ silicidation at small or narrow area (*e.g.*, $10 \times 500 \mu\text{m}$ in this study) is blocked by the Si-Ge-Co ternary phase. In order to complete the transformation to CoSi_2 , the second RTA temperature has to be increased to 900°C for non-Si-capped $\text{Si}_{0.86}\text{Ge}_{0.14}$ diodes. On the contrary, successful CoSi_2 transformation is evidently achieved for Si-capped samples with 800°C anneal, irrespective of the Ge mole fraction. This is evidenced by the low sheet resistance value of $6.7 \Omega/\square$ obtained. From these results, it is essential that Ge atoms be prevented from incorporating into the silicide reaction, as Ge would cause precipitation and retard the reaction.




Figure 5. Sheet resistance vs. Ge mole fraction measured by cross-bridge resistors with or without Si sacrificial layer.




Figure 6. The calculated specific contact resistivity by cross-bridge Kelvin resistor (CBKR) method for samples with different Ge mole fractions and epitaxial structures.

Measurement of specific contact resistance (R_C) was performed using cross-bridge Kelvin resistors. The results are summarized in Fig. 6. Theoretically, the barrier height (ϕ_{BP}) formed at a metal/semiconductor interface is known to be a critical factor in determining the contact resistivity (ρ_C). The work function difference between $\text{p}^+\text{Si}_{1-x}\text{Ge}_x$ and p^+Si , due to their energy bandgap difference, results in a lower Schottky barrier height (SBH) for metal/ $\text{p}^+\text{Si}_{1-x}\text{Ge}_x$ junction, compared to that of metal/ p^+Si junction.³³ For pseudomorphic $\text{p-Si}_{0.86}\text{Ge}_{0.14}$ layer, the SBH is expected to be lower than that of metal/ p^+Si by 0.07 eV, thus effectively reducing the specific contact resistivity (ρ_C). From Fig. 6, the contact resistance indeed decreases as Ge relative ratio changes from 0.09 to 0.2, as predicted. A minimum ρ_C value of $3.38 \times 10^{-2} \mu\Omega \text{cm}^2$ is observed for the $\text{Si}_{0.8}\text{Ge}_{0.2}$ sample. Furthermore, by employing graded structure, the distribution of both sheet resistance and contact resistance would become more uniform with smaller deviation.

Comparison between $\text{Co}/\text{Si}_{1-x}\text{Ge}_x$ and $\text{Co}/\text{Si-cap}/\text{Si}_{1-x}\text{Ge}_x$ reaction.—Figure 7 shows the dependence of planar sheet resistance, measured by four-point probe, on the RTA temperature for




Figure 7. Planar sheet resistance vs. RTA temperature for Co (80 Å) film on various SiGe samples with and without Si-capping. The annealing time is 30 s.




Figure 8. XRD spectra of 80 Å Co deposited on 30 nm Si-cap/50 nm $\text{Si}_{0.91}\text{Ge}_{0.09}$ layer after first anneal at 450°C for 30 s, and after another anneal at 700 or 850°C for 30 s.

samples with $\text{Co}(10\text{ nm})/\text{Si}_{1-x}\text{Ge}_x(100\text{ nm})$, and $\text{Co}(10\text{ nm})/\text{Si-cap}(30\text{ nm})/\text{Si}_{1-x}\text{Ge}_x(50\text{ nm})$ structures. The conventional Co/pure-Si samples were also measured for comparison. The $\text{Co}(10\text{ nm})/\text{Si-cap}(30\text{ nm})/\text{SiGe}(50\text{ nm})$ samples behave similarly to pure Co/Si samples. Specifically, at lower RTA temperature (*i.e.*, 500°C), while $\text{Co}/\text{Si}_{1-x}\text{Ge}_x$ samples exhibit a lower value due to CoGe phase formation with lower resistivity, both $\text{Co}(10\text{ nm})/\text{Si-cap}(30\text{ nm})/\text{SiGe}(50\text{ nm})$ and pure Co/Si samples exhibit a much higher sheet resistance. However, at intermediate temperatures (*i.e.*, 600 and 700°C), CoSi_2 phase has already been formed for Co/pure-Si and $\text{Co}/\text{Si-cap}(30\text{ nm})/\text{Si}_{1-x}\text{Ge}_x$ samples, as is confirmed from the X-ray diffraction spectra, so the sheet resistance value reduces sharply to a very low value. With a Si-cap layer, the $\text{Co}/\text{Si-cap}/\text{Si}_{1-x}\text{Ge}_x$ sample is immune to the problem caused by SiGe segregation to the $\text{Co}/\text{Si}_{1-x}\text{Ge}_x$ reaction interface that blocks CoSi_2 silicidation.²² Finally, the sheet resistance of all samples is reduced to less than 15 Ω/\square after annealing at 800 and 900°C, indicating that CoSi has been converted to the CoSi_2 phase eventually for all samples.

The phase formation sequence during Co reaction with Si-cap/ $\text{Si}_{1-x}\text{Ge}_x$ and the crystallographic orientation of silicide were monitored by symmetric X-ray diffraction in the θ -2 θ geometry. Figure 8 shows the undoped $\text{Co}/\text{Si-cap}/\text{Si}_{0.91}\text{Ge}_{0.09}$ XRD spectra with the first anneal at 450°C and the second anneal at either 700 or 850°C. We can see that with 450°C RTA, the predominant phase is $\text{CoSi}(110)$ and (111) , because Co_2Si phase is removed during the selective wet etching of TiN/Co film. After the second annealing at 700°C, disilicide phases can be identified already. At 850°C, the intensity of each CoSi_2 phase becomes even stronger. In addition, the (400) orientation of the disilicide phase is very pronounced at 850°C, compared to other diffraction peaks in XRD spectra. This indicates that the main crystal orientation of $\text{CoSi}_2(400)$ is the same as that of the $\text{Si}_{1-x}\text{Ge}_x$ epitaxy and Si substrate.

Figure 9a and b shows the AES depth profiles for $\text{Co}/\text{Si-cap}/\text{Si}_{0.86}\text{Ge}_{0.09}$ layers after annealing at 450°C and another annealing at 850°C for 30 s, respectively. Figure 9a exhibits a uniform layer of Co, Si and Ge on top of $\text{Si}_{1-x}\text{Ge}_x$ layer for samples which have undergone RTA at 450°C for 30 s, indicating a CoSi phase formation. After the second anneal at 850°C for 30 s, the $\text{Co}/\text{Si-cap}/\text{Si}_{1-x}\text{Ge}_x$ sample was fully converted to the CoSi_2 phase, as shown in Fig. 9b. The amount of Co atoms in the silicided region decreases, as compared with the sample annealed at 450°C only. In addition, Co atoms distributed over the Si cap region uniformly. No





Figure 9. AES depth profiles of Co (80 Å)/Si-cap/ $\text{Si}_{0.91}\text{Ge}_{0.09}$ sample after (a) 450°C, 30 s for 1st step, and (b) 850°C, 30 s for 2nd step annealing.

accumulation phenomenon was observed for Si or Ge atoms in Co silicide or $\text{Si}_{1-x}\text{Ge}_x$ layer. On the other hand, Ge accumulation was observed in the middle of the reacted $\text{Co}/\text{Si}_{1-x}\text{Ge}_x$ layer for the $\text{Co}/\text{pure Si}_{1-x}\text{Ge}_x$ reaction at 700 and 900°C.²² Certain Ge accumulation is expected to be the Ge-rich $\text{Si}_{1-z}\text{Ge}_z$ precipitants ($z > x$) agglomerating around silicide grain boundaries.²²

SIMS depth profiles for $\text{Co}/\text{Si-cap}/\text{boron-doped Si}_{0.86}\text{Ge}_{0.14}$ samples after first anneal at 450°C and second anneal at 850°C are shown in Fig. 10a and b, respectively. For the sample with 450°C-only RTA annealing (Fig. 10a), a surface accumulation of boron is found. Additionally, a peak of about $2 \times 10^{18}\text{ cm}^{-3}$ boron atoms is accumulated at the upper $\text{Co}/\text{Si}_{1-x}\text{Ge}_x$ reaction region for sample which received a second annealing at 850°C, as shown in Fig. 10b. The reason for boron pileup may be the low solubility of boron in crystalline Co silicides ($\sim 5 \times 10^{19}\text{ cm}^{-3}$). Thus boron atoms could be pushed out from the $\text{Co}/\text{Si}_{1-x}\text{Ge}_x$ or Co/Si silicide region and nucleate at the upper grain boundary region.

Figure 11 demonstrates the high-resolution XRD (400) asymmetric θ -2 θ spectra of $\text{Co}/\text{Si-cap}/\text{Si}_{0.8}\text{Ge}_{0.2}$ layer after first annealing at 450°C, and after a second annealing at 700 and 850°C, respectively. The reaction of Co with $\text{Si}_{1-x}\text{Ge}_x$ layer would cause some changes in $\text{Si}_{1-x}\text{Ge}_x$ structure quality such as lattice mismatch. The resultant lattice relaxation of the underlying $\text{Si}_{1-x}\text{Ge}_x$ layer would cause some shift of the $\text{Si}_{1-x}\text{Ge}_x(400)$ peak in the XRD spectra toward the $\text{Si}(400)$ peak, and at the same time, would broaden the bandwidth of




Figure 10. SIMS depth profiles of Co (10 nm)/Si-cap/ $\text{Si}_{0.86}\text{Ge}_{0.14}$ (50 nm) sample after (a) 1st step at 450°C and (b) 2nd step at 850°C annealing for 30 s.

the SiGe(400) peak. Besides, the harmonic peaks may vanish at the same time. However, as could be seen in Fig. 11, no specific movement for SiGe(400) was discovered, irrespective of the annealing temperature. Five harmonic peaks still remain even after a second




Figure 11. High-resolution XRD spectra of Co film deposited on $\text{Si}_{0.8}\text{Ge}_{0.2}$ layers with a Si sacrificial layer after annealing at different temperatures for 30 s.




Figure 12. XTEM micrograph of Co (10 nm)/Si-cap(30 nm)/ $\text{Si}_{0.86}\text{Ge}_{0.14}$ (50 nm) sample after a first anneal at 450°C for 30 s and a second anneal at 800°C for 30 s.

anneal at 850°C. However, remarkable differences in harmonic peaks could be found after samples were annealed at various temperature stages. The reason should be the total consumption of the Si cap layer, which could be proved by TEM micrographs. The reaction front of the silicidation process touches the strained SiGe layer, and defect problems will occur. The longer the reaction with the strained SiGe layers the higher the relaxation level, due to generation of dislocations. Similar results are also obtained for Co/Si-cap/ $\text{Si}_{0.91}\text{Ge}_{0.09}$ and Co/Si-cap/ $\text{Si}_{0.86}\text{Ge}_{0.14}$ samples (data not shown).

The cross-sectional view of Co/Si-cap/ $\text{Si}_{0.8}\text{Ge}_{0.2}$ interface which received a first anneal at 450°C and a second anneal at 800°C is shown in Fig. 12. A smooth CoSi_2 surface layer with an almost intact $\text{Si}_{0.86}\text{Ge}_{0.14}$ underlayer could be found. The size of CoSi grains is nearly identical to that shown in Fig. 12. No dislocation line or any nucleation could be found around silicide grain boundaries. Nevertheless, in order to achieve low specific contact resistivity, the Si-cap layer must be totally consumed to make good Co silicide/ $\text{Si}_{0.86}\text{Ge}_{0.14}$ contact directly. By carefully examining Fig. 12, Si sacrificial layer does not seem to be completely reacted in some region, and this would cause some fluctuations in the measured R_C .

Figure 13 is the TEM photograph of the Co/ $\text{Si}_{0.86}\text{Ge}_{0.14}$ sample after 700°C RTA annealing. From XRD analysis, both CoSi and CoSi_2 phases can be found at this temperature, represented by the large grains in the upper region with a rough crystal distribution. The underlying $\text{Si}_{0.86}\text{Ge}_{0.14}$ layer is not totally consumed and is displayed as a line region in the TEM picture. Severe dislocations can be found to extend into the Si substrate, as is clearly shown in Fig. 13. Furthermore, some small decorations around the silicide grain boundaries are also found. It has been reported that these decorations are Ge-rich $\text{Si}_{1-z}\text{Ge}_z$ ($z > x$) alloys.^{25,34} The $\text{Si}_{1-x}\text{Ge}_x$ layer had been damaged and silicidation would also destroy the Si substrate quality.




Figure 13. XTEM micrograph of Co/ $\text{Si}_{0.86}\text{Ge}_{0.14}$ sample after 700°C RTA annealing for 30 s.

Conclusions

The electrical characteristics of Co-silicided Co/Si-cap/selective epitaxial growth of boron-doped $\text{Si}_{1-x}\text{Ge}_x$ shallow p^+/n diodes fabricated by UHVCME were reported. High forward current and low reverse leakage with a near perfect ideality factor (*i.e.*, <1.01) are obtained on diodes employing Co/Si-cap/ $\text{Si}_{1-x}\text{Ge}_x$ graded structure. The strain problem, due to mismatch between $\text{Si}_{1-x}\text{Ge}_x$ and silicon substrate, is essentially eliminated by employing graded $\text{Si}_{1-x}\text{Ge}_x$ structure, even for samples with high Ge mole fraction. The specific contact resistance is found to improve with silicide using Si-cap as sacrificial layer. Furthermore, a detailed comparison on the Co reaction with strained $\text{Si}_{1-x}\text{Ge}_x$ were studied on samples with and without Si-cap. With Si-capping, excellent interface quality could be detected by high resolution XRD, AES, and TEM photography. In addition, undesirable SiGe precipitation and dislocations could be eliminated completely. Finally, a low CoSi_2 formation temperature, similar to that in a Co/pure-Si reaction, is necessary for the Co/Si-cap/ $\text{Si}_{1-x}\text{Ge}_x$ structure. These results should be useful for future applications to heterojunction devices and advanced MOS transistors with a raised source/drain.

Acknowledgments

The authors would like to thank Dr. W. F. Wu and Dr. H. C. Lin for experimental assistance. This work was supported in part by the National Science Council of the Republic of China through contract no. NSC89-2215-E009-050.

National Chiao-Tung University assisted in meeting the publication costs of this article.

References

- X. Xiao, C. Sturm, S. R. Parihar, S. A. Lyon, D. Meyerhofer, S. Palfery, and F. V. Shallcross, *IEEE Electron Device Lett.*, **EDL-14**, 199 (1993).
- G. L. Patton, J. H. Comfort, B. S. Meyerson, E. F. Crabbe, B. De Fresart, J. M. C. Stork, J. Y. C. Sun, D. L. Harame, and J. M. Burgatz, *IEEE Electron Device Lett.*, **EDL-11**, 171 (1990).
- J. M. Stork, E. J. Prinz, and C. W. Magee, *IEEE Electron Device Lett.*, **EDL-12**, 303 (1991).
- B. F. Levine, *J. Appl. Phys.*, **74**, R1 (1993).
- J. S. Park, R. P. G. Karunasiri, and K. L. Wang, *Appl. Phys. Lett.*, **61**, 681 (1992).
- H. Kanaya, F. Hasegawa, E. Yamaka, T. Moriyama, and M. Nakajima, *Jpn. J. Appl. Phys.*, **28**, 544 (1989).
- D. B. Noble, J. L. Hoyt, C. A. King, J. F. Gibbons, T. I. Kamins, and M. P. Scott, *Appl. Phys. Lett.*, **56**, 51 (1990).
- E. A. Fitzgerald, Y.-H. Xie, D. Brasen, M. L. Green, J. Michel, P. E. Freeland, and B. E. Wier, *J. Electron. Mater.*, **19**, 949 (1990).
- T. I. Kamins, K. Nauka, R. D. Jacowitz, J. L. Hoyt, D. B. Noble, and J. F. Gibbons, *IEEE Electron Device Lett.*, **EDL-13**, 177 (1992).
- T. I. Kamins, K. Nauka, R. D. Jacowitz, J. L. Hoyt, D. B. Noble, and J. F. Gibbons, *J. Electron. Mater.*, **21**, 817 (1992).
- Q. Z. Hong and J. W. Mayer, *J. Appl. Phys.*, **66**, 611 (1989).
- H. K. Liou, X. Wu, and U. Gennser, *Appl. Phys. Lett.*, **60**, 577 (1992).
- R. D. Thompson, K. N. Tu, J. Angillelo, S. Delage, and S. S. Iyer, *J. Electrochem. Soc.*, **135**, 3161 (1988).
- O. Thomas, F. M. D'Heurle, S. Delage, and G. Scilla, *Appl. Surf. Sci.*, **38**, 27 (1989).
- O. Thomas, F. M. D'Heurle, and S. Delage, *J. Magn. Reson.*, **5**, 1453 (1990).
- W.-J. Qi, B.-Z. Li, W.-N. Huang, and Z.-Q. Gu, *J. Appl. Phys.*, **77**, 1086 (1995).
- Z. Wang, Y. L. Chen, H. Ying, R. J. Nemanich, and D. E. Sayers, *Mater. Res. Soc. Symp. Proc.*, **320**, 397 (1994).
- A. Buxbaum, M. Eizenberg, A. Raizman, and F. Schäffler, *Appl. Phys. Lett.*, **59**, 665 (1991).
- M. C. Ridgway, R. G. Elliman, N. Hauser, J.-M. Baribeau, and T. E. Jackman, *Mater. Res. Soc. Symp. Proc.*, **260**, 857 (1992).
- F. Lin, G. Sarcona, M. K. Hatalis, A. F. Cserhati, E. Austin, and D. W. Greve, *Thin Solid Films*, **250**, 20 (1994).
- M. Glück, A. Schuppen, M. Röslér, W. Heinrich, J. Hersener, U. König, O. Yam, C. Cytermann, and M. Eizenberg, *Thin Solid Films*, **270**, 549 (1995).
- H. J. Huang, K. M. Chen, T. Y. Huang, T. C. Chang, L. P. Chen, G. W. Huang, and C. Y. Chang, *J. Vac. Sci. Technol. A*, **18**, 1448 (2000).
- H. J. Huang, K. M. Chen, T. Y. Huang, L. P. Chen, G. W. Huang, and C. Y. Chang, *J. Appl. Phys.*, **88**, 1831 (2000).
- C. Zaring, A. Pisch, J. Cardenas, P. Gas, and B. G. Svensson, *J. Appl. Phys.*, **80**, 2742 (1996).
- C. Cytermann, E. Holzman, R. Brener, M. Fastow, M. Eizenberg, M. Glück, H. Kibbel, and U. König, *J. Appl. Phys.*, **83**, 2019 (1998).
- R. A. Donaton, S. Kolodinski, M. Caymax, P. Roussel, H. Bender, B. Brijs, and K. Maex, *Appl. Surf. Sci.*, **91**, 77 (1995).
- Y. Miron, M. Efrati Fastow, C. Cytermann, R. Brener, M. Eizenberg, M. Glück, H. Kibbel, and U. König, *Mater. Sci. Semicond. Process.*, **1**, 257 (1998).
- L. P. Chen, C. T. Chou, G. W. Huang, and C. Y. Chang, *Appl. Phys. Lett.*, **67**, 3001 (1995).
- P. L. Smith, C. M. Osburn, D. S. Wen, and G. McGuire, *Mater. Res. Soc. Symp. Proc.*, **160**, 299 (1990).
- W. M. Chen, S. Pozder, Y. Limb, A. R. Sitaram, and B. Fiordalice, *Mater. Res. Soc. Symp. Proc.*, **429**, 163 (1996).
- H. J. Huang, K. M. Chen, C. Y. Chang, T. Y. Huang, L. P. Chen, and G. W. Huang, *Electrochem. Solid-State Lett.*, **3**, 569 (2000).
- H. J. Huang, K. M. Chen, C. Y. Chang, T. S. Chao, and T. Y. Huang, *J. Appl. Phys.*, *To be published*, (2000).
- C. G. Van de Walle and R. Martin, *Phys. Rev. B*, **34**, 5621 (1986).
- Z. Wang, D. B. Aldrich, Y. L. Chen, D. E. Sayers, and R. J. Nemanich, *Thin Solid Films*, **270**, 555 (1995).