

Interface Induced Uphill Diffusion of Boron: An Effective Approach for Ultrashallow Junction

Howard Chih-Hao Wang, Chih-Chiang Wang, Chih-Sheng Chang, Tahui Wang, *Senior Member, IEEE*, Peter B. Griffin, and Carlos H. Diaz, *Senior Member, IEEE*

Abstract—This paper investigates anomalous diffusion behavior for ultra low energy implants in the extension or tip of PMOS devices. Transient enhanced diffusion (TED) is minimal at these low energies, since excess interstitials are very close to the surface. Instead, interface induced uphill diffusion is found, for the first time, to dominate during low temperature thermal cycles. The interface pile-up dynamics can be taken advantage of to produce shallower junctions and improve short channel effect control in PMOS devices. Attempts to minimize TED before spacer deposition by inclusion of extra RTA anneals are shown to be detrimental to forming boron ultra shallow junctions.

Index Terms—MOS devices, transient enhanced diffusion, ultra-shallow junction, up-hill diffusion.

I. INTRODUCTION

ONE OF THE necessary conditions for sub-0.15 μm CMOS device design is the formation of low resistivity ultrashallow junctions (USJs). Transient enhanced diffusion (TED) of boron induced by ion implantation damage has detrimental effect in USJ's formation. Ultralow energy (ULE) implant reduces TED by placing the dopant and excess interstitials closer to the surface, which is a sink of interstitials [1]. However, extrinsic boron TED can be induced by heavy ion pocket implant, which is required for short channel effect (SCE) control. High concentration [2] or boron-enhanced diffusion (BED) [3] effects are reported to be deleterious for USJs. For ULE implants, high concentration and BED effects are more pronounced because of steep gradient and high concentration of boron. In this work, the influence of these anomalous diffusion behaviors on the extension junction depth is investigated. A new phenomenon, interface induced up-hill diffusion, is observed to play a major role in ultrashallow junctions formation.

II. INTERFACE INDUCED UPHILL DIFFUSION OF BORON

As shown in Fig. 1, a low temperature process on the order of hours at 700 $^{\circ}\text{C}$ (characteristic of a spacer deposition process)

Manuscript received August 17, 2000. The work of H. Wang and T. Wang was supported by the National Science Council of Taiwan, R.O.C., under Contract NSC90-2215-E0009-038. The review of this letter was arranged by Editor S. Kawamura.

H. C.-H. Wang is with R&D, Taiwan Semiconductor Manufacturing Company, Hsinchu 300, Taiwan R.O.C., and also with with the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.

C.-C. Chang, C.-S. Chang, and C. H. Diaz are with R&D, Taiwan Semiconductor Manufacturing Company, Hsinchu 300, Taiwan R.O.C..

T. Wang is with the Institute of Electronics, National Chiao-Tung University, Hsinchu, Taiwan, R.O.C.

P. B. Griffin is with the Center for Integrated System, Stanford University, Stanford, CA 94305 USA.

Publisher Item Identifier S 0741-3106(01)01238-1.

shows no TED in the tail region of a 2 KeV, $1 \times 10^{15} \text{ cm}^{-2}$ BF_2 implant. This reduction of TED at low energies has been observed before [1]. Instead, a dramatic uphill diffusion occurs because of interface pile-up of dopant during the spacer thermal cycle, leading to a shallower junction after spacer deposition. A large quantity of dopant can be piled-up in a single monolayer at the interface [4], which may be driven there by damage induced point defect gradients [5] or by strain [6] in these extremely high-concentration near-surface profiles.

We used two different CMOS process flows to investigate how this new phenomenon could be used to improve PMOS device characteristics. Both process flows include extra damage from deep arsenic pocket or halo implants before BF_2 extension or tip implantation. Process flow A uses an RTA anneal after pocket and extension implantation to attempt to alleviate TED which might be expected to occur during the low temperature spacer deposition [7]. Process flow B has no RTA anneal after the arsenic pocket and BF_2 extension. Both processes continue with a low temperature spacer deposition and deep source/drain (S/D) RTA anneal.

The attempt to remove the TED induced by pocket and extension damage by a high temperature RTA anneal prior to the low temperature spacer process in process A is shown in Fig. 2. It causes significant thermal diffusion in the high concentration region of the profile. This will be shown to be detrimental to the final junction depth. After RTA, there is minimal diffusion during subsequent spacer deposition, indicating implant damage has been annealed by RTA.

As also shown in Fig. 2, the addition of extra damage by the arsenic pocket implant does give rise to TED in process B during the spacer deposition step. Significant TED occurs only in the tail region below $1 \times 10^{18} \text{ cm}^{-3}$. Even with extra damage present, the formation of boron-interstitial clusters (BIC's) above $1 \times 10^{18} \text{ cm}^{-3}$ eliminates the transient diffusion that normally occurs [8]. Interface induced uphill diffusion still occurs above $1 \times 10^{18} \text{ cm}^{-3}$ in the near surface region in process B and significantly reduces junction depth in the high concentration region.

Fig. 3 shows final boron profiles after S/D RTA anneals. Process B yields a 425 \AA junction depth (determined at $1 \times 10^{18} \text{ cm}^{-3}$) as compared with 507 \AA in process A. As is evident, boron in process B does exhibit a shallower junction in spite of the fact that its diffusion distance during the S/D RTA is larger than that in process A. This is due to high concentration or BED effects caused by the steeper gradient existing in process B just before S/D RTA. This larger gradient was in turn created by the uphill diffusion during spacer deposition. It is worth to note that




Fig. 1. Boron profiles as-implanted and after spacer deposition.




Fig. 2. Boron profiles after each major step for process A and B. The as-implanted arsenic is also shown.




Fig. 3. Boron final profiles after each major step for process A and B.

the diffusion distance due to all the RTA processes alone is the same for both process A and B. Therefore, the reason for final shallower junction in process B is entirely attributed to uphill diffusion. Thus, shallower boron junctions can be fabricated by taking advantage of the anomalous interface-induced uphill diffusion during spacer deposition thermal cycle prior to S/D RTA. The TED that did occur in process B below $1 \times 10^{18} \text{ cm}^{-3}$ had no effect on the final junction depth. Consequently, RTA prior to spacer deposition in process A is detrimental to the final junction depth.

III. DEVICE RESULTS

In order to check the effect of interface induced uphill diffusion on device characteristics, devices A and B are fabricated




Fig. 4. Threshold voltage roll-off characteristics for device A and B.

by process flow A and B, respectively. The gate oxide thickness is 2 nm, and supply voltage is 1.2 V [9]. Threshold voltage (V_{th}) roll-off characteristics are compared for device A and B in Fig. 4. Improvement of the short channel effect is achieved by the shallower junction in device B. The gate-drain capacitance (C_{gd}) is used as an indicator of the amount of lateral diffusion under the gate [10]. In the inset of Fig. 4, C_{gd} is reduced by the shallower junction in device B, revealing a shallower junction. To improve $I_{dsat} - I_{off}$ characteristics, reoptimization by higher extension dose and lower pocket dose was done for device B. Given similar V_{th} roll-off characteristics, substantial series resistance reduction is obtained. As a consequence of the lower series resistance, significant improvement of $I_{dsat} - I_{off}$ characteristics is attained in device B. The result is not shown here.

IV. CONCLUSION

This paper investigates several anomalous diffusion behaviors of ultrashallow junction for ultralow energy implant. TED of boron by ultralow energy BF_2 implant itself is minimal. Arsenic pocket implantation damage does induce boron TED, but it has no impact on the final junction depth. Attempts to minimize TED before spacer deposition by inclusion of extra RTA anneals are shown to be detrimental to forming boron ultra shallow junctions. Interface induced uphill diffusion is found, for the first time, to dominate during low temperature thermal cycles. It can be taken advantage of to produce shallower junctions and consequently improve short channel effect control and $I_{dsat} - I_{off}$ characteristics in PMOS devices.

REFERENCES

- [1] D. F. Downey and K. S. Jones, "The role of extended defects on the formation of ultra-shallow junction in ion implanted $^{11}\text{B}^+$, $^{49}\text{BF}_2$, $^{75}\text{As}^+$ and $^{31}\text{P}^+$," in *12th Int. Conf. Ion Implantation Technology*, vol. 2, 1998, pp. 897–901.
- [2] S. T. Dunham, S. Chakravarthi, and A. H. Gencer, "Beyond TED: Understanding boron shallow junction formation," in *IEDM Tech. Dig.*, 1998, pp. 501–504.
- [3] A. Agarwal *et al.*, "Boron-enhanced-diffusion of boron: The limiting factor for ultra-shallow junctions," in *IEDM Tech. Dig.*, 1997, pp. 467–470.
- [4] R. Kasnavi *et al.*, "Characterization of arsenic dose loss at the Si/SiO₂ interface using high resolution X-ray photoelectron spectrometry," in *IEDM Tech. Dig.*, 1998, pp. 721–724.
- [5] C. S. Rafferty *et al.*, "Explanation of reverse short channel effect by defect gradients," in *IEDM Tech. Dig.*, 1993, pp. 311–314.

- [6] H. Park, K. S. Jones, J. A. Slinkman, and M. E. Law, "The effects of strain on dopant diffusion in silicon," in *IEDM Tech. Dig.*, 1993, pp. 303–306.
- [7] M. Rodder, S. Aur, and I.-C. Chen, "A scaled 1.8 V, 0.18 μm gate length CMOS technology: Device design and reliability considerations," in *IEDM Tech. Dig.*, 1995, pp. 415–418.
- [8] K. Suzuki, T. Miyashita, and Y. Tada, "Damage calibration concept and novel B cluster reaction model for B transient enhanced diffusion over thermal process range from 660°C (839 h) to 1100°C (5 s) with various ion implantation doses and energies," in *IEDM Tech. Dig.*, 1997, pp. 501–504.
- [9] C. H. Diaz *et al.*, "A 0.15 μm CMOS foundry technology with 0.1 μm devices for high performance applications," in *Symp. VLSI Tech. Dig.*, 2000, pp. 146–147.
- [10] E. Crabbe *et al.*, "Anomalous short channel effects in 0.1 μm MOSFET's," in *IEDM Tech. Dig.*, 1996, pp. 571–574.