### 國立交通大學

# 電子工程學系電子研究所 博士論文

具自回授之比例記憶細胞式非線性網路 設計與分析及其在聯想記憶之應用

# THE DESIGN AND ANALYSIS OF THE SELF-FEEDBACK RATIO-MEMORY CELLULAR NONLINEAR NETWORKS AND THEIR APPLICATIONS IN ASSOCIATIVE MEMORIES

研究生:賴瑞麟 Jui-Lin Lai

指導教授 : 吳重雨 Chung-Yu Wu

中華民國九十三年七月

## 具自回授之比例記憶細胞式非線性網路 設計與分析及其在聯想記憶之應用

# THE DESIGN AND ANALYSIS OF THE SELF-FEEDBACK RATIO-MEMORY CELLULAR NONLINEAR NETWORKS AND THEIR APPLICATIONS IN ASSOCIATIVE MEMORIES

研究生: 賴瑞麟 Student: Jui-Lin Lai

指導教授 : 吳重兩 Advisor: Chung-Yu Wu

國立交通大學電子工程系電子研究所博士論文

1896

A Dissertation
Submitted to
Institute of Electronics
College of Electrical Engineering and
Computer Science
National Chiao Tung University
In Partial Fulfillment of Requirements
For the Degree of
Doctor of Philosophy
In

July 2004 Hsinchu, Taiwan, Republic of China

Electronic Engineering

中華民國九十三年七月

### 具自回授之比例記憶細胞式非線性網路 設計與分析及其在聯想記憶之應用

研究生:賴瑞麟 指導教授:吳重雨

#### 國立交通大學電子工程系電子研究所

### 摘要

本論文的主旨在於闡述類比自回授比例記憶細胞式非線性網路架構配合修正之 Habbian 演算法在聯想記憶應用之分析與設計。本論文由三個主要部分所組成:(1)自回授比例記憶細胞式非線性網路架構應用於類比聯想記憶之分析與設計;(2)具 B 或(A 和 B)樣板之SRMCNN 於異聯想記憶應用的設計;(3) 18x18 SRMCNN 的超大型積體電路設計及大鄰近層細胞式非線性網路泛用機器之概念設計。

首先,本論文藉由探討一個被稱為 RMCNN 之比例記憶可學習 細胞式非線性網路的超大型積體電路神經網路之硬體實現設計,並正 確地驗正它的功能;接著提出並分析一個自回授比例記憶細胞式非線 性網路架構(SRMCNN)配合修正之 Habbian 演算法。在這比例記憶細 胞式非線性網路中,自回授權重值被導入樣板 A 中。SRMCNN 如同 聯想記憶般產生絕對權重值,再轉換為比例權重值於 A 樣板中,網 路能夠儲存圖案樣本並辨識具有雜訊之測試圖案。從模擬的結果得 知,自回授比例記憶細胞式非線性網路中之樣板權重值經學習及固定 時間漏電後,對權重值做比例處理,網路具有增強樣本特徵的學習能 力,SRMCNN 比RMCNN 可儲存與辨識更多之圖案。對於 18x18 之 SRMCNN 能成功地學習、儲存及辨識 93 個具雜訊之圖案,雜訊之均 自分佈準位為 0.8 或常態分佈變動量為 0.3。SRMCNN 對較單純或雜 訊較低之圖案具有較好之學習及辨識能力;反之,可允許處理之圖案 數目會降低。模擬的結果成功地印證 SRMCNN 在圖案辨識上有正確 地功能及良好地效能。在高整合力及圖案結合效能下,所提出的 SRMCNN 能用於聯想記憶系統執行影像處理應用。

其次,根據自回授比例記憶細胞式非線性網路架構,提出一個使用B或(A和B)樣板於自回授比例記憶之細胞式非線性網路架構;這網路能學習樣本圖案並正確輸出辨識圖案在異聯想記憶的應用上。B樣板中之權重值可以由已知之輸出圖素和對應神經元之五個相臨輸入圖素之乘積並累積所有輸入樣本圖案得到。透過學習得到之權重值分別除以樣板中所有係數之絕對值的和,此比例記憶的效果可增強圖案的特徵,並辨識八個具黑百雜訊之圖案。將A和B樣板同時使用於SRMCNN,在異聯想記憶應用的行為和功能其模擬結果作展示及分析,成功處理四個經旋轉之圖案;由此觀之,SRMCNN對於變異性較大圖案之學習與辨識能力可以大大改善。

最後,針對所提出具 B 樣板於自回授比例記憶細胞式非線性網路的架構配合修正之 Habbian 演算法在異聯想記憶應用的電路設計。功能方塊由 0.25 微米互補式金氧半製程技術設計出超大型積體電路,以 HSPICE 軟體驗證電路之正確性。實現一位元具 B 樣板於 SRMCNN 之超大型積體電路晶片,觀察其比例記憶的功能動作;展示並分析 18x18 SRMCNN 行為和功能在異聯想記憶應用的模擬結果。因此,SRMCNN 具有方便超大型積體電路硬體電路實現的特點,且對圖案學習與辨識的能力有效地改善。最後提出並描述一個具有大鄰近層數不對稱模版的細胞式非線性網路泛用機器一般架構的概念性設計。

經由模擬與實驗的驗證,本論文以雙載子接面電晶體乘除法器發展出自回授比例記憶細胞式非線性網路架構,SRMCNN 在各種異聯想記憶應用中被設計於單一晶片上之神經網路系統,極具研究潛力,而大鄰近層細胞非線性網路之設計則簡化了大鄰近層連線的複雜度。在 SRMCNN 領域未來仍有繼續研究之議題;將比例記憶整合於聯想記憶功能中用於細胞式非線性網路泛用機器處理及時影像於類比平行影像處理系統是可繼續進行之研究。

THE DESIGN AND ANALYSIS OF THE SELF-FEEDBACK RATIO-MEMORY CELLULAR NONLINEAR NETWORKS AND THEIR APPLICATIONS IN ASSOCIATIVE MEMORIES

Student: Jui-Lin Lai

Advisor: Chung-Yu Wu

**Department of Electronics Engineering & Institute of Electronics National Chiao Tung University** 

**ABSTRACT** 

In this thesis, the self-feedback ratio memory analog cellular nonlinear network structure with the modified Hebbian algorithm for associative memory applications are designed and analyzed. The thesis is consist of three main parts: (1) the analysis and design of the structure of the self-feedback ratio memory cellular nonlinear (neural) network (SRMCNN) that applied to the implementation of the analog associative memory; (2) the design of the SRMCNN structure with **B** (**A** and **B**) template for Hetero-associative memory applications; (3) the VLSI implementation for the 18x18 SRMCNN and the conceptual design for the Cellular Nonlinear(Neural) Network Universal Machine with programmable large-neighborhood.

Firstly, a learnable cellular nonlinear network (CNN) with space-variant templates, ratio memory (RM), and modified Hebbian learning algorithm is proposed and analyzed. By integrating both the modified Hebbian learning algorithm with the self-feedback function and a ratio memory into CNN architecture, the resultant ratio-memory (RMCNN) is called the self-feedback RMCNN (SRMCNN) which can serve as the associative memory. It can generate the absolute weights and then transform them into the ratioed A-template weights as the ratio memories for

recognizing noisy input patterns. Simulation results have shown that with the stronger feature enhancement effect, the SRMCNN under constant leakage current can store and recognize more patterns than the RMCNN. For 18×18 SRMCNN, 93 noisy patterns with a uniform distribution noise level of 0.8 and a variance of normal distribution noise of 0.3 can be learned, stored, and recognized with 100% success rate. The SRMCNN has greater learning and recognition capability when the learned patterns are simpler and the noise is lower. For the learning and recognition of complicated patterns, the allowable pattern number is decreased for a 100% success rate. Simulation results have successfully verified the correct functions and better performance of SRMCNN in the pattern recognition. With high integration capability and excellent pattern association performance, the proposed SRMCNN can be applied in the associative-memory systems for image processing applications.

Secondly, the architecture with embedded ratio memory and realized the modified Hebbian learning algorithm in the SRMCNN with **B** (**A** and **B**) template is proposed. It can learn the exemplar patterns and correctly output the recognized patterns for hetero-associative memory applications. The weights of the B template are generated from the product of the desired output pixel value and the nearest five neighboring element as associative memory for all input exemplar patterns. The learned weights are processed in the ratio with the summation of absolute coefficients on the  $\mathbf{B}$  template. The efficiency of ratio memory is enhanced the feature of pattern. The learned SRMCNN with B template can successful recognized the eight test patterns with white-black noise for auto-associative memory applications. The simulation results of the behavior and function of the SRMCNN with A and B templates for hetero-associative memory applications are demonstrated and analyzed. As the results shown that it was learned and recognized five exemplar patterns and output correctly pattern. The capability of SRMCNN for the more variant exemplar patterns learning and recognition is greatly improved in the hetero-associative memory applications.

Finally, the structure of the SRMCNN with **B** template and the modified Hebbian learning algorithm for auto-associative memory are proposed. The function blocks are implemented in the VLSI circuits for the 0.25 µm 1P5M n-well CMOS technology. The characteristics of the proposed circuits are correctly verified by the HSPICE software. The function of ratio memory for one bit SRMCNN with B template was realized in the VLSI chip and their behavior was observed. The simulation results of the 18x18 SRMCNN behavior and function are demonstrated and analyzed. Thus, the SRMCNN has a great feature that the network can easily implemented in VLSI hardware circuits. The capability of pattern learning and recognition is also improved. The conceptual design for the general architecture of the Large-Neighborhood Cellular Nonlinear (Neural) Network Universal Machine (LN-CNNUM) is described.

As the results, the proposed SRMCNN structure used the analog current mode four-quadrant multiplier and two quadrant divider and its applications in associative memories have a great potential for the system-on-a-chip to realize the neural network systems, and the LN-CNNUM structure can simplify the complex of the large-neighborhood interconnections. Further researches will be join in the SRMCNN research in the future, and the embedded ratio memory structure will be used into the analog parallel image processor for the real-time image processing system development.

首先我要衷心感謝我的指導老師吳重雨教授六年來耐心的指導與鼓勵,使我能順利完成博士學業。在吳教授循序漸進的諄諄教誨下,讓我得以獲得許多類比積體電路設計的專業知識,更學習了挑戰困難及解決問題的態度與方法,增加視野的深度與廣度,而且面對研究與問題解析更加有興趣與信心。忙碌的行程下,仍然排定指導時間,每週工作六整天,研究精神與工作態度更是我學習的目標,提醒我用相同的態度關懷與指導我的學生。另外要特別感謝充滿愛心、和藹可親的師母曾昭玲女士,謝謝她常常給予我關懷與打氣加油,甚至在深夜修改論文時還為我們準備茶點。

六年來進出 307實驗室,深覺歷年諸位學長、同學及其他人員對 307實驗室的建立與運作所提供的努力與貢獻,使得奈米電子與晶片系統實驗室(307實驗室)軟硬體設備一應俱全且日益成長茁壯。感謝顏文正、鄭秋宏學長在細胞式神經網路上的協助與建議;感謝高宏鑫、陳東暘、廖以義、施育全、周忠昀、黃冠勳、林俐如、江政達、王文傑、虞繼堯、陳勝豪及吳諭等在各項研究事務上的幫忙;感謝實驗室助理李婷媛及卓慧貞小姐在行政事務上的協助;感謝所有關心我的師長與朋友。在如此的環境下研究論文才得以順利完成。希望奈米電子與晶片系統實驗室能一再提出卓越之研究成果。

我的服務機關國立聯合大學允許在職進修博士學位,陳為忠前校長、戴正芳教授及陳榮堅副教授的鼓勵與建議,電子系賴怡德、許經偉及蔡明璋同學協助晶片佈局驗證,使得研究順利進行,深表感謝之意。我還要感謝國科會晶片設計製作中心提供了晶片設計及製作之環境,使我能夠完成論文中積體電路之實驗印證。

最後,我要致上最深的感謝給我的父親賴木堂先生、母親賴鄭粉女士、岳父 盧朝慶先生、岳母盧王柔女士,並對陪伴我的愛妻盧昱伶小姐掌理全家事務、全 時間照顧父母,還有讀研究所的兒子怡德及讀大學的女兒怡君的協助,你們辛苦 了;由於你們的支持與鼓勵,激發我的最大動能,使我能一方面教書且能心無旁 鶩的完成學業。修讀學位期間你們無怨無悔、永無止境的付出、鼓勵、支持與照 顧,使我在五十歲還能取得博士學位。衷心的感謝你們,也感謝上蒼賜予我有一 個幸福和樂的家庭;並祝福每一位關心我的人士健康、順心及和樂。

> 賴 瑞 麟 誌於 風城交大 九十三年夏

#### **CONTENTS**

ABSTRACT (CHINESE)	i
ABSTRACT (ENGLISH)	iii
ACKNOWLEDGMENTS	vi
CONTENTS	ix
TABLE CAPTIONS	xiii
FIGURE CAPTIONS	xiv
1.1 BACKGROUND OF NEURAL NETWORKS 1.2 APPLICATIONS OF NEURAL NETWORKS	1
1.1 BACKGROUND OF NEURAL NETWORKS 1.2 APPLICATIONS OF NEURAL NETWORKS	1
1.3 HARDWARE IMPLEMENTATION	9
1.4 RESEARCH MOTIVATION AND ORGANIZATION OF	
1.4.1 THIS THESIS	11
1.4.2 Research Motivation	11
1.4.3 Thesis Organization	14
Table 1.1	17
Fig. 1.1	18

# CHAPTER 2 REVIEW OF CELLULAR NONLINEAR NETWORKS AND THEIR APPLICATIONS

2.1 FUNDAMENTALS OF CELLULAR NONLINEAR	
NETWORKS	19
2.1.1 Basic Definition and Mathematical Foundation of C	<b>NN</b> 19
2.1.2 Activation Functions	26
2.2 APPLICATIONS OF CELLULAR NONLINEAR	
NETWORKS	27
2.2.1 Cellular Nonlinear Network Applications	27
2.2.2 Cellular Nonlinear Network Universal Machine	30
2.3 LEARNING RULES	33
2.3.1 Supervised Learning	33
2.3.2 Unsupervised Learning	35
Figs. 2.1 – 2.20	37
CHAPTER 3  SELF-FEEDBACK RATIO-MEMORY CELLULAR  NONLINEAR NETWORK (SRMCNN) FOR	
AUTO-ASSOCIATIVE MEMORY APPLICATIONS	
3.1 INTRODUCTION	54
3.2 OPERATIONAL PRINCIPLE AND LEARNING	
ALGORITHM	56
3.3 SRMCNN ARCHITECTURE	59
3.4 SIMULATION RESULTS	63
3.5 SUMMARY	67
Table 3.1	69
Figs. $3.1 - 3.10$	72

#### **CHAPTER 4**

#### A LEARNABLE SRMCNN FOR

4.1 INTRODUCTION

#### HETERO-ASSOCIATIVE MEMORY APPLICATIONS

83

	85
4.2.1 SRMCNN with B Template	85
4.2.2 SRMCNN Architecture	90
4.2.3 SRMCNN with A and B Template Architecture	92
4.3 SIMULATION RESULTS	94
4.4 SUMMARY	95
Figs. 4.1 – 4.10	97
CHAPTER 5	
VLSI IMPLEMENTATION OF THE SRMCNN W	ITH
ON-CHIP LEARNING AND STORAGE	
5.1 INTRODUCTION	107
5.2 MODEL AND ARCHITECTURE	109
<ul><li>5.2 MODEL AND ARCHITECTURE</li><li>5.3 CMOS CIRCUIT REALIZATIONS</li></ul>	
	109 112 112
5.3 CMOS CIRCUIT REALIZATIONS	112
5.3 CMOS CIRCUIT REALIZATIONS 5.3.1 V-I Converters and Sign Detectors	112 112
<ul><li>5.3 CMOS CIRCUIT REALIZATIONS</li><li>5.3.1 V-I Converters and Sign Detectors</li><li>5.3.2 Analog Multiplier and Divider Circuit</li></ul>	112 112 113
<ul> <li>5.3 CMOS CIRCUIT REALIZATIONS</li> <li>5.3.1 V-I Converters and Sign Detectors</li> <li>5.3.2 Analog Multiplier and Divider Circuit</li> <li>5.3.3 The CMOS Readout Circuit</li> </ul>	112 112 113 116
<ul> <li>5.3 CMOS CIRCUIT REALIZATIONS</li> <li>5.3.1 V-I Converters and Sign Detectors</li> <li>5.3.2 Analog Multiplier and Divider Circuit</li> <li>5.3.3 The CMOS Readout Circuit</li> <li>5.4 SIMULATION RESULTS</li> </ul>	112 112 113 116 117

Figs. 5.1 – 5.16	124
CHAPTER 6 CONCLUSIONS AND FU	TURE WORKS
6.1 MAIN RESULTS OF THIS THESIS	138
6.2 FUTURE WORKS	142
Table 6.1	144
REFERENCES	145
VITA	163
PUBLICATION LIST	165

123

**Table 5.1** 

#### **TABLE CAPATIONS**

#### **CHAPTER 1**

Table. 1.1 The Comparison of Biological and Technological Approaches.

#### **CHAPTER 3**

- Table 3.1 Estimated Chip Areas of Cell, Core Cell Array, and SRMCNNUM for Different Types of CMOS Technology.
- Table 3.2 Generated Ratio Weights of Some Neuron Cells in The 18×18 SRMCNN for (a) 36 Learned Patterns, and (b) 98 Learned Patterns After Different Operation Periods.
- Table 3.3 Matlab Simulation Results of Minimum Required Elapsed Time Factor: for Maximum Success Rate of Recognition.
- Table 3.4 Success Rate for Various Sets of Learned Patterns with Noise

#### **CHAPTER 5**

Table 5.1 The summary on the characteristics of the fabricated one bit SRMCNN chip

#### **CHAPTER 6**

Table 6.1 Recently reported of CNN-based associative memory

#### FIGURE CAPATIONS

#### **CHAPTER 1**

Fig. 1.1 (a) The schmatic diagram of a biological neuron; (b) The corresponding schematic diagram of a McCulloch-Pitts (M-P) neuron..

- Fig. 2.1 The basic configuration of an MxN CNN array.
- Fig. 2.2 A caricature of a typical cell C(i,j) receiving an input from a sensory cell on the left and a neighbor cell below through respective synapse.
- Fig. 2.3 Three examples of neighborhood systems of central cell C(i,j): (a) r = 1 neighborhood system  $N_1(i,j)$ ; (b) r = 2 neighborhood system  $N_2(i,j)$ ; (c) r = 3 neighborhood system  $N_3(i,j)$ .
- Fig. 2.4 Illustration of boundary cells, edge cells, corner cells, and regular cells in a CNN cell array.
- Fig. 2.5 The fixed (Dirichlet) boundary condition.
- Fig. 2.6 The zero-flux (Neumann) boundary condition.
- Fig. 2.7 The periodic (Toroidal) boundary condition.
- Fig. 2.8 The cell realization of a standard CNN cell C(i,j).
- Fig. 2.9 (a) The signal flow structure of a standard CNN  $\{A, B, Z\}$  with a single-neighborhood  $N_I(i,j)$ ; and (b) the system structure of a cell C(i,j).
- Fig. 2.10 (a) The signal flow structure of a zero-feedback (feedforward) CNN with a single-neighborhood; and (b) the system structure of a cell C(i,j).
- Fig. 2.11 (a) The signal flow structure of a zero-input (Autonomous) CNN with a single neighborhood; and (b) the system structure of a cell C(i,j).
- Fig. 2.12 (a) The signal flow structure of a uncouple CNN  $\{A^0, B, Z\}$  with a single

- neighborhood; and (b) the system structure of a cell C(i,j).
- Fig. 2.13 The basic nonlinear activation functions of the cell. (a) Hard limiter (Step) function. (b) Ramp function. (c) Sigmoid function. (d) Gaussian function.
- Fig. 2.14 The architecture of the CNN Universal Machine (CNN-UM).
- Fig. 2.15 The analog part of the analogic CNN universal cell with a symbolic analog cell unit.
- Fig. 2.16 The block diagrams of (a) the supervised and (b) the unsupervised pattern recognition system
- Fig. 2.17 The learning systems of Widrow-Hoff learning in (a) Adaptive Linear Combiner (ALC) structure; (b) ADAptive LINear Element (ADALINE) structure.
- Fig. 2.18 The learning system of the Delta learning.
- Fig. 2.19 The learning systems of (a) the original Hebbian learning, and (b) the modified Hebbian learning.
- Fig. 2.20 The learning system of Winner-Take-All learning.

- Fig. 3.1. General architecture of the SRMCNN.
- Fig. 3.2. Detailed architecture of (a) two neighboring cells and their ratio memories (RM) and (b) the S block in the SRMCNN during the learning period.
- Fig. 3.3. Detailed architecture of (a) two neighboring cells and their ratio memories (RM) and (b) the S block in the SRMCNN during the elapsed period.
- Fig.3.4. Detailed architecture of two neighboring cells and their ratio memories (RM) in the SRMCNN during the recognition period.
- Fig. 3.5. Variations of the ratioed weights (a)  $A_{5,10}$  and (b) $A_{11,2}$  under constant leakage current.
- Fig. 3.6. (a) Input test patterns with uniform noise level of 0.8.

- (b) Recognized output patterns.
- Fig. 3.7. Success rate versus (a) uniform distribution noise level of 0.05n and (b) normal distribution noise variation of 0.05m for 93 (No.1~No.93) noisy test patterns.
- Fig. 3.8. Success rate versus (a) uniform distribution noise level of 0.05n for 98 (No.1~No.98) noisy test patterns; (b) normal distribution noise variance of 0.05m for 98 (No.1~No.98) noisy test patterns, and (c) uniform distribution noise level of 0.05n for five (No.94~No.98) noisy test patterns.
- Fig. 3.9. Two specific patterns in Group 4 with only slant lines
- Fig. 3.10. (a) Input noisy test pattern, (b) output stable pattern, and (c) energy function during the recognition period.

- Fig. 4.1 General architecture of the SRMCNN
- Fig. 4.2 Illustration for weights learning algorithm.
- Fig. 4.3 Detailed architecture of (a) two neighboring cells and their ratio memories (RM) and (b) the S block in the SRMCNN during the learning period.
- Fig. 4.4 Detailed architecture of (a) two neighboring cells and their ratio memories (RM) and (b) the S block in the SRMCNN during the elapsed period.
- Fig. 4.5 Detailed architecture of two neighboring cells and their ratio memories (RM) in the SRMCNN during the recognition period.
- Fig. 4.6 The error function during elapsed time factor.
- Fig. 4.7 The test patterns of character A with white-black noise
- Fig. 4.8 The test patterns of character A with normal, expanded, left-rotate, right-rotate, and reversal types
- Fig. 4.9 The recognition sequence of expanded A character during recognition

period

Fig. 4.10 The recognition sequence of left-rotate A character during recognition period

- Fig. 5.1 The detailed architecture of two neighboring cells and their ratio memory (RM) in the SRMCNN
- Fig. 5.2 The S block in the SRMCNN during (a) learning period and (b) recognition period
- Fig. 5.3 (a) The circuit of V-I converter of the blocks T2, and the absolute-value circuit; (b) The HSPICE simulation results
- Fig. 5.4 Sign latch
- Fig. 5.5 Sign detector
- Fig. 5.6 The CMOS circuit of the block M/D
- Fig. 5.7 HSPICE simulation results for (a)Multiplication function with  $I_2$ =20 $\mu$ A (b) Division function with  $I_1$ =6 $\mu$ A Fig. 5.8 The CMOS readout circuit for the cell output
- Fig. 5.9 SRMCNN (a) learn data with the five neighboring cells for six data input; (b) the learned weights; (c) learning and ratio state; (d) the ratioed weights during each elapse time
- Fig. 5.10 The layout graph of one bit SRMCNN for learning and ratio
- Fig. 5.11 The HSPICE simulation (a) learn five exemplar patterns with white-black noise and the recognized output pattern; (b) zoom-out the data of exemplar patterns; (c) zoom-out the recognized pattern
- Fig. 5.12 The layout graph and characteristics for 9x9 SRMCNN system
- Fig. 5.13 Global architecture of LN-CNNUM.

- Fig. 5.14 (a) Structure of LN-CNN kernel unit. (b) Connections between neighboring cells and
- Fig. 5.15 Weights of the LN-CNNUM in (a) template  $\bf A$  and (b) template  $\bf B$ .
- Fig. 5.16 Architecture of one cell in the LN-CNNUM



