


Contents


中文摘要.....	I
Abstract.....	II
誌謝.....	III
Contents.....	IV
List of Tables.....	VII
List of Figures.....	VIII
Chapter 1 Introduction.....	1
1.1 Introduction to Outer Receiver.....	1
1.2 Design and Implementation Issues.....	3
1.3 Organization of Thesis.....	4
Chapter 2 Architecture of Outer Receiver.....	5
2.1 IEEE 802.11a/g Standard relative to Outer Receiver.....	5
2.1.1 Scrambler.....	5
2.1.2 Convolutional encoder.....	6
2.1.3 Interleaveing.....	7
2.1.4 Puncture.....	8
2.1.5 Mapping.....	9
2.2 System Requirements to Outer Receiver.....	11
2.2.1 Data Flow.....	11
2.2.2 Clock Latency Requirement.....	12
2.3 Modified Viterbi decoder Architecture.....	13
2.3.1 3 stages radix-2 ACS.....	13
2.3.2 Modified Outer Receiver Clock Rate.....	13
2.4 Multi-Rate System.....	14

Chapter 3 Design of Outer Receiver.....	15
3.1 Demapping.....	15
3.1.1 Metric Generation Function.....	15
3.1.2 Soft Decision.....	19
3.1.3 Quantization Effect.....	22
3.1.4 Generalized Metric Generation Function.....	24
3.2 Deinterleaver.....	25
3.3 Depuncture.....	25
3.3.1 Traditional Method.....	25
3.3.2 Modified Method.....	26
3.4 Viterbi decoder.....	28
3.4.1 Branch Metric Calculation.....	28
3.4.1.1 Metric of Euclidean Distance.....	28
3.4.1.2 Metric of Correlation.....	30
3.4.2 Add-Compare-Select.....	32
3.4.3 Traceback.....	34
3.5 Simulations	35
3.5.1 Simulation Environment.....	35
3.5.2 Simulation Result.....	36
Chapter 4 Implementation of Outer Receiver.....	38
4.1 Demapping Module.....	38
4.2 Deinterleaver Module.....	39
4.3 Depuncture Module.....	41
4.3.1 Decoding Mechanism of BPSK.....	42
4.3.2 Decoding Mechanism of QPSK.....	43

4.3.3	Decoding Mechanism of 16-QAM.....	44
4.3.4	Decoding Mechanism of 64-QAM.....	45
4.3.5	Throughput Issue.....	46
4.4	Viterbi Decoder.....	47
4.4.1	Proposed Architecture.....	47
4.4.2	BMC Module.....	48
4.4.3	ACS Module.....	48
4.4.3.1	Implementation Issues.....	48
4.4.3.2	ACS Overflow Prevention.....	50
4.4.4	Traceback Module.....	51
4.4.5	The Comparison between Different Traceback Length.....	53
4.4.6	Power Reduce.....	53
4.5	Implementation Results.....	54
4.6	Verification.....	57
		
Chapter 5	Integration and Evaluation.....	59
5.1	Integration	59
5.2	The Interface between Outer Receiver and MAC.....	62
5.3	Evaluation.....	63
5.4	Comparisons.....	65
Chapter 6	Conclusions and Future Work.....	67
6.1	Conclusions.....	67
6.2	Future Work.....	68
Bibliography	69

List of Tables

Table 1: Timing-related parameters.....	3
Table 2: Normalization factor K_{MOD}	10
Table 3: The 8 data rates of IEEE 802.11a and the corresponding parameters.....	14
Table 4: The results of quantization operation.....	23
Table 5: The mapping of metrics.....	31
Table 6: The enable interval to the following modules.....	40
Table 7: The result of gate count with traceback-length 90 and 63.....	54
Table 8: The gate count of the proposed outer receiver.....	55
Table 9: The layout area of the proposed outer receiver.....	55
Table 10: Contents of the RATE field.....	60
Table 11: Comparisons of Viterbi decoders.....	65
Table 12: Comparison with Atheros for PER versus SNR for system performance....	66



List of Figures

Figure 1: IEEE 802.11a baseband system.....	2
Figure 2: Scrambler.....	6
Figure 3: (2, 1, 7) convolutional encoder.....	6
Figure 4: 16-QAM interleaving.....	8
Figure 5: Puncture procedure.....	9
Figure 6-1: BPSK, QPSK, and 16-QAM constellation bit encoding.....	10
Figure 6-2: 64-QAM constellation bit encoding.....	11
Figure 7: Outer receiver data flow timing diagram.....	12
Figure 8: Metric function of BPSK.....	16
Figure 9: Two metric functions of one 16-QAM quadrature component.....	17
Figure 10: Three metric functions of one 64-QAM quadrature component.....	17
Figure 11: Two modified metric functions of one 64-QAM quadrature component..	18
Figure 12: One modified metric functions of one 64-QAM quadrature component..	19
Figure 13: BER versus SNR for 3-bit, 4-bit, 5-bit, 6-bit soft decision, and hard decision.....	20
Figure 14: The demapping functions of BPSK for 4-bit soft decision.....	20
Figure 15: The demapping functions of QPSK for 4-bit soft decision.....	21
Figure 16: The demapping functions of 16-QAM for soft decision 4 bits.....	21
Figure 17: The demapping functions of 64-QAM for 4-bit soft decision.....	22
Figure 18: The mismatch of floor and round operation.....	24
Figure 19: Dummy metric value.....	26
Figure 20: Trellis diagram for depuncture metric term.....	27
Figure 21: SNR versus BER for square-root case and normal case.....	29
Figure 22: The example of the received symbol (0,3).....	31

Figure 23: Radix-2 ACS function block.....	32
Figure 24: Two-stage radix-2 trellis to one-stage radix-4 trellis.....	33
Figure 25: Three-stage radix-2 trellis to one-stage radix-8 trellis.....	34
Figure 26: The traceback operation.....	35
Figure 27: BER versus SNR for different traceback-length.....	36
Figure 28: PER versus SNR for different traceback-length.....	37
Figure 29: Constant-multiplier with constant number 7.....	39
Figure 30: The enable clock diagram of the following modules.....	40
Figure 31: The pattern of coding rate 1/2.....	41
Figure 32: The pattern of coding rate 3/4.....	41
Figure 33: The pattern of coding rate 2/3.....	42
Figure 34: BPSK 1/2 decoding mechanism each OFDM symbol.....	43
Figure 35: BPSK 3/4 decoding mechanism each OFDM symbol.....	43
Figure 36: The QPSK 1/2 decoding mechanism each OFDM symbol.....	44
Figure 37: The QPSK 3/4 decoding mechanism each OFDM symbol.....	44
Figure 38: The 16-QAM 1/2 decoding mechanism each OFDM symbol.....	45
Figure 39: The 16-QAM 3/4 decoding mechanism each OFDM symbol.....	45
Figure 40: The 64-QAM 2/3 decoding mechanism each OFDM symbol.....	46
Figure 41: The 64-QAM 3/4 decoding mechanism each OFDM symbol.....	46
Figure 42: The architecture of correlator algorithm.....	47
Figure 43: The architecture of Euclidean distance algorithm.....	48
Figure 44: The traceback element.....	52
Figure 45: The location of the upper and lower elements.....	52
Figure 46: The traceback architecture.....	53
Figure 47: The micro photo of the outer receiver chip.....	56
Figure 48: The packet view of the outer receiver.....	56

Figure 49: The setup of verification platform.....57

Figure 50: The setup of verification platform.....58

Figure 51: IEEE 802.11a packet data frame format.....60

Figure 52: The modified 3-bit scrambler.....61

Figure 53: The indicators of the receiver.....61

Figure 54: The proposed outer receiver architecture.....62

Figure 55: RF, baseband and MAC interface.....63

Figure 56: CRC-16 structure.....64

Figure 57: PER for 8 different data rate with traceback-length 90.....64

