

影像式紅外線偵檢像素縮小化製程開發

研究生：羅俊傑

指導教授：張國明博士

國立交通大學電子工程學系電子研究所

摘要

針對未來中波長 3 至 5 微米紅外線影像感測應用上高解析度、高像素的要求，本論文研究如何將銻化銦二極體元件尺寸縮小化之相關製程技術，如 p+n 二極體表面批覆技術、隔離元件之平台蝕刻技術、及以離子植入法製作小尺寸二極體元件技術等。

為了達到提高影像解析度及增加像素之目標，位於光學系統焦面上，以二維分佈之陣列型感測元件之像素單元尺寸大小勢將朝縮小化方向發展；本篇論文利用一種由陽極氧化法及低溫光化學氣相沉積法所組合之雙層薄膜作為披覆層，以控制銻化銦p+n二極體元件接面週邊N傳導型表面處於弱反相區，避免一般採用具有正電荷分佈之單一CVD氧化層因感應表面電位為累積區而形成 $p^{+}n^{+}$ 增強電場及增加漏電流的問題；這種堆疊而成之披覆層對銻化銦二極體元件表面電位效應，使得元件暗電流被控制在一個相對較低且穩定的工作區域，二極體元件將不需要額外閘控結構設計，此種堆疊而成之披覆層優點不僅在大幅降低製程複雜性，更因結構之簡化而得以縮減像素單元尺寸大小。

為了縮小像素單元尺寸大小，對於隔離二維影像感測元件之平台蝕刻製程所

導致元件結構均勻性問題，本論文研究檸檬酸/雙氧水混合溶液對銻化銦的蝕刻機制，發現其與傳統乳硝酸溶液不同；表面反應主控機制所產生隔離平台具有均勻性高、四邊及角結構對稱、側壁斜度較大、及高度易於控制等特點，對於後續表面披覆層及金屬鍍膜在平台階梯區域之覆蓋度有很大改善。電性上吾人以線型陣列元件測試結構，針對整片晶圓進行暗電流分佈測試，驗證以檸檬酸/雙氧水混合溶液製備元件之暗電流分佈具有較佳之均勻性，此結果證明了以檸檬酸/雙氧水混合溶液產生之平台結構較符合未來高密度陣列發展之需求。

為了達到縮小像素單元尺寸大小目的，除了結構要簡化，製程本身亦需簡化，以離子植入技術在銻化銦晶圓上形成接面製作二極體，由於精確的雜質濃度及植入深度控制，具有均勻性高及易於進行平面化製程等優點，因此對於縮小像素單元尺寸大小、增大像素密度，較傳統的固態擴散技術將更有優勢。然而離子植入造成的損傷及表面披覆技術的限制，使得以離子植入技術製作之p-n二極體在元件尺寸縮小化時，有元件性能退化及需要使用閘控結構調制元件表面電位之問題；本研究首次以兩種不同介電薄膜堆疊組成之絕緣結構層作為鉍離子植入銻化銦接面二極體之表面披覆層，並以實驗驗證元件接面面積小至 $20 \times 20 \mu\text{m}^2$ 之 R_0A 已達到 $7.6 \times 10^4 \Omega\text{-cm}^2$ ；根據實驗數據及電路模型，吾人預估在元件接面面積小至 $15 \times 15 \mu\text{m}^2$ 之 R_0A 仍可達到 $5 \times 10^4 \Omega\text{-cm}^2$ 水準。

關鍵字：焦面陣列、紅外線偵檢器、披覆膜、漏電流、p+n、二極體、平台蝕刻、鉍離子植入、影像像素、p+n 接面。

Development of Small Pixel Infrared Detectors for Mid-Wavelength IR Imaging Applications

Student: Jiunn-Jye Luo.

Advisor: Dr. Kow-Ming Chang

*Department of Electronics Engineering & Institute of Electronics
National Chiao Tung University
Hsinchu, Taiwan, R.O.C.*

Abstract

This thesis studies the scale-down process issues of InSb photodiodes to meet the high resolution and high format requirements of next generation medium-wavelength infrared image sensing applications. It includes the passivation of the p+n junction surface on InSb, the mesa etching process to create isolated sensing pixels, and the fabrication of scale-down p+n diodes by Beryllium ion implantation.

To achieve the goals of high resolution and high format in infrared imaging, the sensing pixels of the image array located on the focal plane of an image system will have to scale down to smaller size. In this study, a composite dielectric structure of anodic oxide and Photo-CVD oxide is used as the passivation layer on InSb diodes. The n-type surface at the junction peripheral will become depletion or weak inverted. By comparing with the characteristics of Photo-CVD oxide, the composite dielectric structure can help to get rid of the possibility of forming p^+n^+ regions, which may result in high electric field and high leakage current. The relatively low dark current of the InSb diodes passivated by the composite structure exclude the necessity of extra control-gate structure. This will help to simplify the fabrication processing; it will also help to reduce the dimension of the sensing pixel.

The mesa structures, isolated p+n junctions, formed by lactic acid/nitric acid traditionally will have challenging issue on its uniformity performance if the pixel size is scale-down. This study found that the etching mechanism of citric acid/peroxide is surface reaction-limited dominant. The advantages including mesa height uniformity, symmetry edges and corners in the etched mesa square, slope side-wall, and more controllable on the mesa height have proved its superior performance on the step coverage for the succeeding coating of dielectric or metal film. Electrically, we evaluate the distribution of dark current of test structure distributed on the wafer. These results indicate that citric acid/peroxide solution can get better performance in uniformity. It is then more suitable for the applications of next generation high density array

To reduce the pixel size, the fabrication processes should be simplified in addition to the simplification of device structure. Due to the embedded advantages of accurate dopant and junction depth control in the implantation technology, the InSb p+n diodes in the array will get higher uniformity and easier implementation to planar device structure. These advantages will help to reduce the pixel size, and increase the density of pixel in the image array. However, a gate-controlled structure is generally required to modulate the surface potential to get optimum device performance due to the damages and passivation issues. In this thesis, a composite dielectric film was used as the passivation layer. Without using the gate-control structure, we experimentally get $R_0A = 7.6 \times 10^4 \Omega\text{-cm}^2$ for p+n diode with $20 \times 20 \mu\text{m}^2$. Based on this result and circuit model, we expect the R_0A will be $5 \times 10^4 \Omega\text{-cm}^2$ as the junction area is scaled down to $15 \times 15 \mu\text{m}^2$.

Keywords: Focal plane array, infrared detectors, passivation, leakage current, p+n diode, mesa etching, Be+ implantation, image pixel, p+n junction.

ACKNOWLEDGMENTS

I would like to express my sincerest gratefulness to my thesis advisor, Professor Kow-Ming Chang for his support and guidance throughout the course of this work, I owe a considerable debt of gratitude.

This work is a result of the infrared detector processing research I have performed at Materials and Electro-Optics Research Division in Chung-Shan Institute of Science and Technology, and National Semiconductor Center in National Chiao-Tung University for the past several years. I gratefully acknowledge the support of research facilities from CSIST and NCTU.

This work has been made possible by the efforts of several colleagues at CSIST. In particular, the contributions of Dr. Yao-Tang Gao, Sui-Pin Young, Yen-Nion Liu, San-Der Young, Ming-Shan Tsi, Chung-Nen Chen, and Zau-Lang Hwang are gratefully acknowledged.

The comments and suggestions of Dr. Kow-Chen Liu in the Graduate Institute of Electro-Optical Engineering of Chang-Gung University and Dr. Wen-How Lan in the National University of Kaohsiung are also deeply appreciated. They gave long-term encouragement and helpful discussions in the area of device physics and fabrication processing. The assistances and discussions of my classmates in NCTU, Zen-Jai Lin in particular are also sincerely acknowledged.

Finally, my sincerest appreciation and love go to my parents, my dear wife and sons who consoled me during this trying time of writing and of moving.

Contents of List

Chinese Abstract	i
English Abstract	iii
Acknowledgements	v
Contents of list	vi
Table Captions	ix
Figure Captions	x
Chapter 1 Introduction	
1.1 Background	1
1.2 Fabrication of backside-illuminated IR image sensor module	2
1.3 The Issues of infrared image array	6
1.3.1 The surface passivation issue	6
1.3.2 The mesa formation issue	7
1.3.3 The junction formation issue	7
1.4 Thesis organization	9
Chapter 2 Preparation and Characterization of Composite Oxide as A Passivation Layer of InSb Diodes	
2.1 Requirements of passivation layer for InSb p-n diodes	11
2.2 Anodic oxidation of InSb	15
2.3 Low temperature Photo- CVD oxidation	20
2.4 Composite passivation stack	26
2.5 Summary	34
2.6 References	35
Chapter 3 Mesa Structure Formation on InSb	
3.1 Overview	36
3.1.1 Background and challenge	36

3.1.2 Conventional process and limitations	40
3.1.3 New approach	43
3. 2 Experiments	43
3.2.1 Wafer treatment and chemical preparation	43
3.2.2 Characterization and analysis method	44
3.3 Results and Discussions	44
3.3.1 Etching Characteristics in lactic acid/nitric acid solutions	46
3.3.2 Etching Characteristics in citric acid/ hydrogen peroxide solutions	49
3.3.3 Surface morphology and step coverage of mesa structures	54
3.3.4 Electrical characterization of diodes made of different mesa structures	59
3. 4 Summary	66
3.5 References	67



Chapter 4 Small Pixel InSb Diode Formed by Be⁺ Implantation

4.1 Overview	69
4.2 Junction formation	74
4.2.1 Be ion implantation	74
4.2.2 Annealing	75
4.2.3. Determination of junction depth	77
4.3 Device fabrication	79
4.4 Measurement and analysis	83
4.4.1 Junction capacitance	83
4.4.2 Current-voltage characteristics	85
4.4.2.1 Effect of low dose implantation	85
4.4.2.2 Diodes made of high dose implantation	89
4.4.2.3 Pixel size effect on dark current of diodes	89

4.4.2.4 Dark current analysis of small pixel size diode	95
4.4.3 R_0A product analysis	99
4.4.4 Photo response	103
4.4.5 Response uniformity	105
4.5 Summary	109
4.6 References	110

Chapter 5 Conclusions and Future Works

5.1 Conclusions	111
5.2 Future Works	112
5.2.1 Verification	112
5.2.2 New materials and spectral ranges	112



Table Captions

Table 3-1 Characteristics comparison of diffusion-limited and reaction-limited mechanisms in the chemical etching.-----	47
Table 3-2 Statistics of dark current for A34 and C03 with various reverse biases. -----	65
Table 4-1 Mesa height distribution for the terrace structure of A581 wafer.----	82
Table 4-2 Statistics of photocurrent in test diode arrays I107 at various reverse bias.-----	107



Figure Captions

Fig. 1.1 Hybridized sensor module by bump and Flip-chip technology -----	3
Fig. 1.2 (a) Top view of sensor chip with the metal bump-----	5
Fig. 1.2 (b) Cross section view of the metal bump-----	5
Fig. 2.1 Schematic representation of planar pn diode with gate-control structure---	13
Fig. 2.2 Schematic representation of constant current setup for preparation of anodic oxide on InSb -----	16
Fig. 2.3 Formation voltage of InSb anodic oxide in 0.1N KOH versus the growth time with the constant current density in unit of mA/cm ² as the parameters. -----	17
Fig. 2.4 Oxide thickness versus the formation voltage of InSb anodic oxide.-----	19
Fig. 2.5 Equivalent circuit model of an ideal MOS capacitor.-----	21
Fig. 2.6 Capacitance-Bias voltage characteristics of the MOS capacitor at 77 K with oxide prepared by the anodic oxidation.-----	22
Fig. 2.7 Typical bias dependence of capacitance and conductance for p-type silicon MOS capacitor fabricated by Photo-CVD system at 180C. The measurement was made under room temperature.-----	24
Fig. 2.8 Capacitance-voltage characteristics with small signal frequency as the parameters depicted in the legend. Silicon MOS capacitor was fabricated by Photo-CVD system at 180C. -----	25
Fig. 2.9 Capacitance-Voltage characteristics of MOS capacitor with the composite anodic oxide/SiOx structure on the n-type InSb measured at 1MHz and 77°K. The MOS capacitor area is 9X10 ⁻⁴ cm ² . The interface state density Dit was extracted by Terman method. C-V of Photo-CVD oxide was also shown as the reference.-----	27

Fig. 2.10 Interface state distribution in the bandgap of the InSb extracted from the high frequency C-V method at 77K. -----	29
Fig. 2.11 Current-voltage characteristics of InSb diode in response to the change of control-gate bias in positive polarity direction-----	30
Fig. 2.12 Current-voltage characteristics of InSb diode in response to the change of control-gate bias.in negative polarity direction -----	31
Fig. 2.13 Control-gate bias dependence of the diode current under various reverse bias voltages. -----	33
Fig. 3.1 Applications of mesa structure in p-n diodes development scheme. -----	37
Fig. 3.2 Schematic representation of (a) ideal mesa structure (b) mesa structure etched by lactic acid / nitric acid solution with volume ratio 10:1. -----	38
Fig. 3.3 Schematic representation of the InSb p+n diode fabricated on an ideal mesa structure in a two-dimensional infrared image array. -----	41
Fig. 3.4 Part of one sensing pixel in InSb/ROIC hybridized image sensor with mesa etched by lactic acid/nitric acid solution. -----	42
Fig. 3.5 Step height and trench depth of <111> InSb mesa etched by 10:1 and 20:1 lactic acid/nitric acid solutions as a function of etching time. ----	45-
Fig. 3.6 Etching time dependence of mesa step height etched by 10:1 lactic acid/nitric acid-----	48
Fig. 3.7 Volume ratio dependence of etch rate in citric acid/hydrogen peroxide Solution under 25 °C -----	50
Fig. 3.8 Step height as a function of etching time in 10:1 and 50:1 citric acid /hydrogen peroxide solution. -----	52
Fig. 3.9 Temperature dependence of the etching rates for InSb in the citric acid/H ₂ O ₂ solution with volume ratio 50:1 in the temperature range from 18C to 60C. The activation energies Ea1 and Ea2 can be extracted from	

the data fitting of the etching rate vs 1/T in Logarithmic scale. -----	53
Fig. 3.10 AFM Photograph and cross section view of InSb mesa array etched by 10:1 lactic acid/nitric acid solution. -----	55
Fig. 3.11 AFM Photograph and cross section view of InSb Mesa array created by 10:1 citric acid/hydrogen peroxide solution etching. -----	56
Fig. 3.12 SEM photomicrograph of the mesa prepared by lactic acid/ nitric acid solution on (111) B InSb substrate. The surface and sidewall were coated by 3500 Å SiO and 2000 Å Au metal film respectively. ---	57
Fig. 3.13. SEM photomicrograph of the mesa prepared by citric acid / hydrogen peroxide solution on (111) B InSb substrate. The surface and sidewall were coated by 2800 Å SiO and 1200 Å Au metal film respectively. ----	58
Fig. 3.14. Current-voltage characteristics of InSb p+n diodes, A34 and C03, corresponding to the mesa structures formed by etching in lactic acid/nitric acid solution and citric acid/hydrogen peroxide solution, respectively. -----	60
Fig. 3.15 Current-voltage characteristics of InSb p+n diodes G108 and C03 corresponding to the mesa structures formed by etching in lactic acid/nitric acid mixture and citric acid/hydrogen peroxide mixture.-----	62
Fig. 3.16. Dark current histogram of 704 InSb p+n junction test structures at various reverse bias under 77 K background. The 25um square mesa structure is created by chemical etching in citric acid/hydrogen peroxide solution.-----	64
Fig. 4.1 Schematic of cadmium solid-state diffusion setup for the InSb wafer. Two temperature zones furnace was used. -----	70
Fig. 4.2 The decrease in pixel size and the increase of pixel number versus year for developments of InSb focal plane arrays. -----	72

Fig. 4.3. Be doping profile in the as-implanted InSb measured by SIMS. -----	76
Fig. 4.4 Schematics representation of a terrace structure formed by chemical etching to determine the junction depth electrically.-----	78
Fig. 4.5 Process flow chart for p-n diodes development with junction formed by Be implantation. -----	80
Fig. 4.6 Test diodes current measured at -10mV under 300K. Two rows of test diodes fabricated on the terrace structure with junction depth defined in the table 1. The arrow indicates the location of normal area response test of the diodes-----	81
Fig. 4.7 Schematic representation of proposed simple implanted p ⁺ n diode structure for applications of small pixel array as well as high density infrared focal plane array. -----	84
Fig. 4.8 The curve fitting of measured 1/C ² -V data for Be ⁺ implanted InSb p ⁺ n junction. The inset shows the capacitance-voltage characteristics measured with 1MHz 30mV small signal range under 77°K for junction area 200X200 um ² . -----	86
Fig. 4.9 (a) Linear I-V characteristics of three implanted semiconductor mesa diodes fabricated at the top surface (without surface etching), a short shoulder occur before exponential rise in forward region. -----	87
Fig. 4.9 (b) Current-voltage characteristics of the implanted InSb diodes fabricated by the implantation conditions as shown in the inset. -----	88
Fig. 4.10 Current-voltage characteristics of planar diodes with junction dimension as depict in the legend of the figure. -----	90
Fig. 4.11 The junction area dependence of dark current in (a) Be ⁺ implanted p ⁺ n diodes and (b) Cadmium diffused diodes under various reverse bias. -----	92
Fig. 4.12 The bias voltage dependence of current ratio in Be ⁺ implanted p-n	

with large diodes pixel area and small pixel area. The data from cadmium diffused diodes G108 was plotted as a reference. -----94

Fig. 4.13 Numerical analysis of leakage current generation mechanism of Be⁺ implanted p⁺n junction on InSb for small pixel area with A = 20X20 μm². The dominant leakage component is shunt resistance current I_{sh}, it has linear dependent relation with respect to the reverse bias. - -----96

Fig. 4.14 The measured leakage current and dynamic resistance area product versus reverse bias characteristics at 77K for Be⁺ implanted p⁺n diode fabricated on InSb with junction area = 20 X 20 μm². There is a linear dependence of reverse bias for bias < 300mV. The leakage current presents obvious exponential increase as reverse bias >600mV. -----98

Fig. 4.15 Differential resistance-voltage characteristics of planar diodes G113-d11 with junction dimension as depict in the legend of the figure. -----100

Fig. 4.16 Junction dimension dependence of R₀A product based on the current-voltage measurement and simulation of the resistance circuit model The normalized area and peripheral components Ra and Rp are extracted from the curve fitting of the measurement data. -----102

Fig. 4.17 Current-voltage characteristics of the implanted p-n diodes with increasing open windows in the middle of the diode structure. -----104

Fig. 4.18 Exposure area dependence of the photocurrent corresponding to a series of diodes made by Be⁺ implanted approach. -----106

Fig. 4.19 Photocurrent histogram of test diode arrays I107 at various reverse bias under room temperature background. -----108