

Random-Dopant-Induced Variability in Nano-CMOS Devices and Digital Circuits

Yiming Li, *Member, IEEE*, Chih-Hong Hwang, and Tien-Yeh Li

Abstract—The impact of the number and position of discrete dopants on device characteristics is crucial in determining the transient behavior of nanoscale circuits. An experimentally validated coupled device-circuit simulation was conducted to investigate the discrete-dopant-induced timing-characteristic fluctuations in 16-nm-gate CMOS circuits. The random-doping effect may induce 18.9% gate-capacitance fluctuation, affecting the intrinsic device gate delay and circuit timing. For a 16-nm-gate CMOS inverter, 0.036-, 0.021-, 0.105-, and 0.108-ps fluctuations in rise time, fall time, low-to-high delay time, and high-to-low delay time are found. The timing fluctuations of NAND and NOR circuits are increased, as the number of transistors increased. Because of the same number of transistors in circuits, the timing fluctuation of NAND and NOR are expected to be similar. However, due to the different function and device operation status of circuit, the timing fluctuation is quite different. The function- and circuit-topology-dependent characteristic fluctuations caused by random nature of discrete dopants are found. This paper provides an insight into random-dopant-induced intrinsic timing fluctuations, which can, in turn, be used to optimize nanoscale MOS field-effect-transistor circuits.

Index Terms—Characteristic fluctuation, modeling and simulation, nanoscale digital IC, random-dopant effect, timing.

I. INTRODUCTION

SILICON-BASED devices are scaled down continually to increase density and speed. The gate lengths of scaled MOSFETs are under 30 nm in 45-nm-node high-performance circuit design [1]. Devices with sub-10-nm gate lengths have recently been studied [2], [3]. For state-of-the-art nanoscale circuits and systems, the local device variation and uncertainty of signal-propagation time have become crucial in the variation of system timing and the determination of clock speed. Yield analysis and optimization, which take into account the manufacturing tolerances, model uncertainties, variations in the process parameters, and other factors are known as indispensable components of the circuit-design procedure [4]–[10].

Manuscript received March 11, 2009; revised April 24, 2009. First published June 26, 2009; current version published July 22, 2009. This work was supported in part by Taiwan National Science Council (NSC) under Contracts NSC-97-2221-E-009-154-MY2 and NSC-96-2221-E-009-210 and in part by a 2007–2009 grant from Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan. The review of this paper was arranged by Editor V. R. Rao.

Y. Li is with the Department of Communication Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, and also with the National Nano Device Laboratories, Hsinchu 300, Taiwan (e-mail: ymli@faculty.nctu.edu.tw).

C.-H. Hwang and T.-Y. Li are with the Parallel and Scientific Computing Laboratory, Department of Communication Engineering, National Chiao Tung University, Hsinchu 300, Taiwan.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2009.2022692

The intrinsic device parameter fluctuations that result from line edge roughness [11], [12], the granularity of the polysilicon gate [13]–[15], and random discrete dopant [15]–[42] effects have substantially affected the device characteristics. With device scaling, various randomness effects resulting from the random nature of manufacturing process have induced significant fluctuations of electrical characteristics in nanoscale MOSFETs. The number of dopants is on the order of tens in the depletion region in a nanoscale MOSFET, whose influence on device characteristic is large enough to be distinct. Various random-dopant effects have been recently studied in both experimental and theoretical approaches [15]–[42]. Fluctuations of characteristics are caused not only by a variation in an average doping density, which is associated with a fluctuation in the number of impurities, but also with a particular random distribution of impurities in the channel region. The randomness of the dopant position and number in device makes the fluctuation of device characteristics difficult to model and mitigate. Diverse approaches have recently been presented to investigate fluctuation-related issues in semiconductor devices [15]–[35] and circuits [36]–[42]. However, less attention has been paid to timing-characteristic fluctuations of active devices caused by random dopants. Additionally, the randomness of dopant positions in devices makes the fluctuation of the gate capacitance of a device nonlinear and difficult to model using present compact models [34].

Thus, this paper presents a large-scale statistically sound coupled device-circuit simulation approach to analyze the random-dopant effect in nanoscale CMOS circuits, concurrently capturing the fluctuations associated with the number and the positions of discrete dopants. Based on the statistically generated large-scale doping profiles, device simulation is performed by solving a set of 3-D drift-diffusion equations with quantum corrections by the density-gradient method [43]–[51], which is performed using a parallel-computing system [52]–[54]. The density-gradient approximation [43]–[51] is used to smooth the singularities of the Coulomb potential [25], [26], [31] by properly introducing the related quantum-mechanical effects. To pursue high accuracy of timing fluctuation [55], a coupled device-circuit simulation [42], [55]–[58] with discrete dopant distribution is conducted to examine the associated timing behavior of the circuit. The characteristic fluctuation of the device was validated with reference to the experimentally measured data [32] to ensure the best accuracy. The results of this paper elucidate the random-dopant fluctuations in circuit timing and discuss the function- and circuit-topology-dependent characteristic fluctuations.

This paper is organized as follows. Section II introduces the simulation technique for studying the effect of random dopant in nanoscale devices and circuits. Section III studies the characteristic fluctuations in 16-nm devices and circuits. Finally, conclusions are drawn and future work is suggested.

II. NANO-MOSFET CIRCUIT AND SIMULATION TECHNIQUE

The nominal channel doping concentration of the explored device is $1.48 \times 10^{18} \text{ cm}^{-3}$. They have a 16-nm gate, a gate oxide thickness of 1.2 nm, and a work function of 4.4 eV. The source/drain and background doping concentrations are 1.1×10^{20} and $1 \times 10^{15} \text{ cm}^{-3}$, respectively. To study the effect of random fluctuations in the number and position of discrete dopants in the channel region, 758 dopants are randomly generated in an $(80 \text{ nm})^3$ cube, yielding an equivalent doping concentration of $1.48 \times 10^{18} \text{ cm}^{-3}$, as shown in Fig. 1(a). The $(80 \text{ nm})^3$ cube is then partitioned into 125 subcubes of $(16 \text{ nm})^3$. The number of dopants varies from 0 to 14, and the average number is 6, as shown in Fig. 1(b)–(d). These 125 subcubes are then mapped into the channel region of the device for the 3-D “atomistic” device simulation including discrete dopants, as shown in Fig. 1(e). The device is simulated by solving a set of 3-D density-gradient equations coupled with Poisson equation and electron–hole current continuity equations [28]–[30], [32], [33], [42], [49]. A step function N_A is used to define the concentration and positions of dopants

$$N_A = \sum_{i=0}^k N_A^{\text{dopant}} \cdot [H(x - x_l, y - y_l, z - z_l) - H(x - x_u, y - y_u, z - z_u)] \quad (1)$$

where

$$H(x, y, z) = \begin{cases} 1, & x \geq 0, y \geq 0, z \geq 0 \\ 0, & \text{otherwise.} \end{cases} \quad (2)$$

(x_l, y_l, z_l) and (x_u, y_u, z_u) are the lower and upper coordinates of a discrete dopant, respectively; k is the number of dopants in the device channel; N_A^{dopant} is the associated doping concentration for a dopant within a box. Then, N_A is substituted into the source of the Poisson equation and solved with the electron–hole current continuity equations and density-gradient quantum-correction equations simultaneously for device characteristics. In “atomistic” device simulation, the resolution of individual charges within a conventional drift-diffusion simulation using a fine mesh creates problems associated with singularities in the Coulomb potential [25], [26], [31]. The potential becomes too steep with fine mesh, and therefore, the majority carriers are unphysically trapped by ionized impurities, and the mobile carrier density is reduced [25], [26], [31]. Thus, the density-gradient approximation is used to handle discrete charges by properly introducing the related quantum–mechanical effects [43]–[51]. Note that 3-D Monte Carlo device simulations with *ab initio* impurities scat-




Fig. 1. (a) Discrete dopants randomly distributed in the $(80 \text{ nm})^3$ cube with the average concentration of $1.48 \times 10^{18} \text{ cm}^{-3}$. (b)–(d) There will be 758 dopants within the cube, but dopants may vary from 0 to 14 (the average number is 6) within its 125 subcubes of $(16 \text{ nm})^3$. The 125 subcubes are equivalently mapped into the channel region for dopant-position/number-sensitive device simulation. The inverter, NAND, and NOR circuits, displayed in (f)–(h), are used as test circuits to study the fluctuation of timing characteristics. (e)–(i) Inverter, NAND, and NOR gates are used as test circuits for timing-variation estimation. A coupled device-circuit simulation is then conducted for circuit characteristic fluctuations.

tering [27], [35] will provide more rich physical insights and accurate estimations.

The inverter, NAND, and NOR circuits, shown in Fig. 1(f)–(h), are used as test circuits to study the fluctuation of timing characteristics. Similarly, 125 cases of PMOSFETs with discrete dopants are generated, as shown in Fig. 1(a)–(d). Then, 125 pairs of NMOSFETs and PMOSFETs are randomly selected and used to study the circuit characteristic fluctuations. To compare fairly the NMOSFET- and PMOSFET-induced

characteristic fluctuation and eliminate the effect of transistor size on fluctuation, the dimensions of the PMOSFET were the same as those of the NMOSFET, and the absolute value of the nominal threshold voltages for both the NMOSFET and PMOSFET were both 140 mV. All statistically generated devices and circuits with discrete dopants, shown in Fig. 1, are incorporated into the large-scale 3-D coupled device-circuit simulation which is performed using a parallel-computing system [52]–[54]. In estimating circuit characteristics, since no well-established compact model of ultrasmall nanoscale devices is available, to capture the discrete-dopant-position-induced fluctuations, a device-circuit coupled simulation approach [42], [55]–[58]. The nodal equations of the test circuit are formulated and then directly coupled to the device transport equations (in the form of a large matrix that contains both circuit and device equations), which are solved simultaneously to obtain the circuit characteristics. The device characteristics, such as potential and current density, obtained by device simulation are input in the circuit simulation through circuit nodal equations. The effect of discrete dopants in the transistor on circuit characteristics is thus properly estimated. The mobility model used in the device simulation, according to Mathiessen's rule [59], [60], can be expressed as

$$\frac{1}{\mu} = \frac{D}{\mu_{\text{surf_aps}}} + \frac{D}{\mu_{\text{surf_rs}}} + \frac{1}{\mu_{\text{bulk}}} \quad (3)$$

where $D = \exp(x/l_{\text{crit}})$, x is the distance from the interface, and l_{crit} is a fitting parameter. The mobility consists of three parts: 1) the surface contribution due to acoustic phonon scattering $\mu_{\text{surf_aps}} = (B/\mathbf{E}) + [C(N_i/N_0)^\tau/\mathbf{E}^{1/3}(T/T_0)^K]$, where $N_i = N_A + N_D$, $T_0 = 300$ K, \mathbf{E} is the transverse electric field normal to the interface of semiconductor and insulator, B and C are parameters which are based on physically derived quantities, N_0 and τ are fitting parameters, T is lattice temperature, and K is the temperature dependence of the probability of surface phonon scattering; 2) the contribution attributed to surface roughness scattering is $\mu_{\text{surf_rs}} = ((E/E_{\text{ref}})^\chi/\delta + E^3/\eta)^{-1}$, where $\chi = A + \alpha(n+p)N_{\text{ref}}/(N_i + N_1)^\nu$, $\mathbf{E}_{\text{ref}} = 1$ V/cm is a reference electric field to ensure a unitless numerator in $\mu_{\text{surf_rs}}$, $N_{\text{ref}} = 1$ cm⁻³ is a reference doping concentration to cancel the unit of the term raised to the power ν in the denominator of χ , δ is a constant that depends on the details of the technology, such as oxide growth conditions, $N_1 = 1$ cm⁻³, A , α , and η are fitting parameters; and 3) the bulk mobility is $\mu_{\text{bulk}} = \mu_L(T/T_0)^{-\xi}$, where μ_L is the mobility due to bulk phonon scattering and ξ is a fitting parameter. The mobility model is quantified with our device measurements for the best accuracy, and the characteristic fluctuation has been validated with the experimentally measured dc baseband data [32].

III. RESULTS AND DISCUSSION

In this section, the device characteristic fluctuations consisting of threshold voltage (V_{th}) and gate capacitance (C_g) are investigated. Then, the fluctuation of timing characteristics of the circuit is investigated.




Fig. 2. DC characteristic fluctuations of (a) I_D – V_G characteristics, (b) I_{on} , (c) I_{off} , and (d) V_{th} of the discrete-dopant-fluctuated 16-nm-gate planar MOSFET. The solid line in I_D – V_G curves shows the capacitance of the nominal case, and the dashed lines are random-dopant-fluctuated devices.

A. Intrinsic DC Characteristic Fluctuation in Nanoscale MOSFET

Fig. 2(a) shows the I_D – V_G characteristics of 16-nm planar NMOSFETs with discrete dopant fluctuations; the solid line represents the nominal case (continuously doped channel with a doping concentration of 1.48×10^{18} cm⁻³), and the dashed lines are random-dopant-fluctuated devices. The ON-state currents (I_{on}), OFF-state currents (I_{off}), and threshold voltage (V_{th}) are shown in Fig. 2(b)–(d), respectively. Each line and symbol shown in Fig. 2(a)–(d) indicates the dc characteristic for each device. The threshold voltage is determined from a current criterion that the drain current larger than 10^{-7} (W/L) A. From the random-dopant-number point of view, the equivalent channel doping concentration increases when the dopant number increases; this substantially alters the threshold voltage and the ON- and OFF-state currents. Additionally, the random dopant position induced different fluctuations of characteristics in spite of the same number of dopants, as marked in inset shown in Fig. 2(d). Furthermore, the magnitude of the spread characteristics increases as the number of dopants increases. The detailed physical mechanism is described somewhere else [28]–[30], [32], [33]. Notably, the maximum and minimum V_{th} are achieved for this specific set of 125 randomized channels and would be different (larger range) if a larger number of samples were taken. Note that, comparing with a simulation of 1000 discrete dopant devices, the difference of the obtained σV_{th} for the set of 125 randomized channels is about 3 mV.

B. Gate Capacitance Fluctuation in Nanoscale MOSFET

Fig. 3(a) shows the capacitance–voltage (C – V) characteristics of the 16-nm planar NMOSFETs with discrete dopant




Fig. 3. (a) Capacitance-voltage curves and (b) slope of the C - V curves for cases with and without taking random-dopant-position effect into consideration, where the solid line shows the nominal case and the dashed lines are random-dopant-fluctuated devices. The solid and dot lines in (a) are the cases with and without random-dopant-position effect, respectively. The dashed line in (b) indicates the cases without random-dopant-position effect, and the symbols are the cases with random-dopant-position effect. (c) Normalized gate-capacitance fluctuation and (d) maximum gate-capacitance fluctuation are calculated. (e) C_g fluctuation with different drain bias.

fluctuations. The solid and dot lines are the cases with and without random-dopant-position effect, respectively. The cases without random-dopant-position effect are simulated by changing their channel doping concentration continuously from 1.0×10^{15} to $3.4 \times 10^{18} \text{ cm}^{-3}$. Fig. 3(b) shows the slope of the C - V curves, in which the gate capacitance (C_g) is fixed to $5 \times 10^{-18} \text{ F}$.

The dash line indicates the cases without random-dopant-position effect, and the symbols are the cases with random-dopant-position effect. The slope of C - V curve for the cases without random-dopant-position effect is nearly independent of doping concentration, which implies the lateral shift of the




Fig. 4. (a) Cutoff frequency and (b) intrinsic gate delay of transistor for the discrete-dopant-fluctuated 16-nm-gate planar MOSFETs.

C - V curves. The lateral shift of gate capacitance is a result of the variation of V_{th} and can be described by the corresponding parameters in compact model. However, the slopes of C - V curves are substantially altered as the random-dopant-position effect is taken into consideration, as shown in Fig. 3(b). The variation of the slopes of C - V curves indicates the change of shape of C - V curves, as shown in Fig. 3(a). The variation of C - V curves is a result of the randomness of the dopant position in the depletion region of the channel and, therefore, is hard to describe in the current compact model [34]. To the best of the authors' knowledge, the fluctuation in the gate capacitance (C_g) has not yet been modeled, and a coupled device-circuit simulation must be performed to estimate its impact on circuit characteristics. Fig. 3(c) shows the normalized C_g fluctuation as a function of gate bias. The C_g fluctuations are normalized by the nominal C_g . The result implies the importance of random-dopant-position effect. Moreover, the device under subthreshold operation suffers from the largest fluctuation. For the device with high gate voltage (V_G), the screening effect of the inversion layer of the device screens the variation of electrostatic potential and decreases the fluctuation of gate capacitance [34]. The normalized maximum variations of C_g are summarized as shown in Fig. 3(d), in which the normalized maximum variation of C_g is about 18.9%. The neglect of the random-dopant-position effect may underestimate the C_g fluctuation by a factor of five. Fig. 3(e) shows the C_g fluctuation with different drain bias. The device with high drain bias has a less gate capacitance fluctuation due to the pinch-off effect and smaller gate-to-drain capacitance at a high drain bias.

The intrinsic cutoff frequency and intrinsic gate delay of the studied device are shown in Fig. 4(a) and (b), respectively. The insets give the definition of these characteristics. As the number of dopants in the device channel is increased, the depletion width decreases and the gate capacitance increases. With the decreasing transconductance (g_m) and increasing gate capacitance, the intrinsic cutoff frequency of the device decreases with increasing dopant number. The intrinsic gate delay is increased as the dopant number increases due to the decreasing ON-state current and increasing gate capacitance. The fluctuations of cutoff frequency and intrinsic gate delay are 8.2 GHz and 0.069 ps, respectively, and the magnitude of fluctuation is increased as the dopant number increases. The




Fig. 5. (a) Voltage transfer curves for the studied 16-nm-gate planar MOSFET circuit. (b) Noise margins, NM_L and NM_H , as a function of the dopant number in the NMOSFET and PMOSFET.

discrete dopant effect not only causes fluctuations in V_{th} and current but also affects the gate capacitance of the transistor. Therefore, the transistor's intrinsic gate capacitance is used as a load capacitance in circuit, and the intrinsic timing fluctuations that are induced by discrete dopants are focused.

C. Device-Variability-Induced Fluctuations in Circuits

Fig. 5(a) shows the voltage transfer curves for the 16-nm-gate CMOS inverters with discrete dopants. Two points on the voltage transfer curve determine the noise margins of the inverter. These are the maximum permitted logic "0" at the input V_{IL} and the minimum permitted logic "1" at the input V_{IH} . The two points on the voltage transfer curve are defined as those values of V_{in} where the incremental gain is unity; the slope is -1 V/V. The nominal value and fluctuations of V_{IL} and V_{IH} are shown in the insets of Fig. 5(a). σV_{IL} exceeds V_{IH} because σV_{th} of NMOSFETs exceeds that of PMOSFETs. The maximum slope of the voltage transfer curve indicates the maximum voltage gain of the inverter. The 7% of normalized voltage gain fluctuation of the inverter is therefore estimated, as shown in the inset of Fig. 5(a). Fig. 5(b) shows the noise margins for the logic "0" and "1," NM_H and NM_L , respectively, as a function of the dopant number. The NM_H and NM_L are defined in insets. The NM_L is increased with the increasing dopant number in




Fig. 6. (a) Input and output signals for the studied discrete-dopant-fluctuated 16-nm-gate inverter circuit. The zoom-in plots of the (b) fall and (c) rise transitions, where the fluctuation of the t_{HL} , $t_{90\%}$, and $t_{10\%}$ are defined.

the NMOSFET due to the increased V_{th} of the device. For the NM_H , as numbers of dopant in the PMOSFET increase, the increased V_{th} of the device may decrease the V_{IH} of voltage transfer curve and, thus, increase the NM_H . We notice that, even for cases with the same number of dopants within the device channel, their noise margins are still quite different due to the different distribution of random dopants. The noise margins of the inverter circuit increase as the dopant number increases; however, the fluctuations of the noise margins are also increased due to the more sources of fluctuation in the device channel region.

Fig. 6 shows the input and output transition characteristics for the inverter circuit. Fig. 6(a) shows the input and output signals; the solid line represents the nominal case (continuously doped channel with a channel doping concentration of $1.48 \times 10^{18} \text{ cm}^{-3}$), and the dashed lines represent cases with discrete dopant fluctuations. The rise time (t_r), fall time (t_f), and hold time of the input signal are 2, 2, and 30 ps, respectively. Fig. 6(b) and (c) shows the zoom-in plots of the falling and rising transitions, respectively. The term t_r is the time required for the output voltage (V_{OUT}) to rise from 10% of the logic "1" level to 90% of the logic "1," and the t_f denotes the time required for the output voltage to fall from 90% of the logic "1" level to 10% of the logic "1" level. The low-to-high delay time (t_{LH}) and high-to-low delay time (t_{HL}) are defined as the difference between the times of the 50% points of the input and output signals during the rising and falling of the output signal, respectively. For the high-to-low transition, the NMOSFET is




Fig. 7. Fluctuations of (a) fall and (b) rise signal transition points as a function of dopant number in n- and p-type MOSFETs for the discrete-dopant-fluctuated inverter circuits, in which the transition points are defined in Fig. 5(b) and (c), respectively.

on and starts to discharge load capacitance, causing the output signal to transit from logic “1” to logic “0.” Similarly, for the low-to-high transition characteristics, the PMOSFET is turned on and starts to charge the load capacitance, causing the output voltage to transit from logic “0” to logic “1.” The 90% ($t_{90\%}$) and 10% ($t_{10\%}$) of the logic “1” level are defined as starting points for the high-to-low and low-to-high transitions and are shown in Fig. 7(a) and (b), respectively. During the high-to-low signal transition, the output signal falls as the NMOSFETs is turned on. Therefore, the fluctuation of the starting points for high-to-low signal transition is determined by the σV_{th} of the NMOSFET. With the increasing number of dopants in NMOSFET, the increased V_{th} delays the starting point of signal transition ($t_{90\%}$) and increases the high-to-low delay time (t_{HL}), as shown in Fig. 8(a). Similarly, the starting point of low-to-high transition (the time of 10% of the logic “1” level) is influenced by V_{th} of the PMOSFET and increased as numbers of dopants in the PMOSFET, as shown in Fig. 7(b). Fig. 8(a) and (b) shows the high-to-low delay time (t_{HL}) and low-to-high delay time (t_{LH}) for the inverter circuits with discrete dopants, respectively. Since the delay time is dependent on the start of the signal transition, the t_{HL} and t_{LH} are increased as the channel dopant number increases. Notably, even with the same dopant number inside the channel, the delay time can still vary significantly. Take the cases of six dopants inside the NMOSFETs as an example; the maximum t_{HL} difference is about 0.3 ps, where the nominal t_{HL} is 0.59 ps. We refer to this effect as discrete-dopant-position-induced fluctuation. The magnitude of discrete-dopant-position-induced fluctuations




Fig. 8. Fluctuations of (a) high-to-low and (b) low-to-high delay times as a function of dopant number in n- and p-type MOSFETs for the discrete-dopant-fluctuated inverter circuits.

TABLE I
SUMMARIZED TRANSITION-TIME VARIATION FOR THE 16-nm-GATE INVERTER CIRCUITS (* NORMALIZED BY THE NOMINAL VALUE)

(unit: ps)	t_r	t_f	t_{LH}	t_{HL}
Nominal	1.021	0.897	0.800	0.590
Fluctuation	0.036	0.021	0.105	0.108
Normalized Fluctuation*	3.5 %	2.4 %	13.2 %	18.3 %
Normalized Maximum Fluctuation*	23.2 %	12.3 %	73.5 %	101.8 %

increases as the dopant number increases because of the increasing number of fluctuation sources (dopants). Table I summarized the normalized timing-characteristic fluctuations (the standard deviation/nominal value $\times 100\%$). For the 16-nm-gate CMOS inverter, as the number of discrete dopants varies from 0 to 14, fluctuations of t_r , t_f , t_{LH} , and t_{HL} of 0.036, 0.021, 0.105, and 0.108 ps, respectively, may occur. The normalized fluctuation for t_r , t_f , t_{LH} , and t_{HL} are 3.5%, 2.4%, 13.2%, and 18.3%, respectively. The rise/fall-time fluctuations depend on the charge/discharge capability of the PMOSFETs/NMOSFETs. Therefore, σt_r exceeds the σt_f because the driving capability of PMOSFETs is weaker than that of NMOSFETs in the given device dimensions scenario. The device with larger driving capability requires less time to charge and discharge a given load capacitance and so exhibits less fall-time fluctuations. The delay-time fluctuations dominate the timing characteristics. The normalized maximum fluctuations (the maximum variation of time/nominal value $\times 100\%$) of the high-to-low and low-to-high delay times are about 101.8% and 73.5%. Notably, the




Fig. 9. Input and output signals for the studied discrete-dopant-fluctuated 16-nm-gate (a) two-input NAND and (b) two-input NOR circuits.

maximum and minimum delays associated with this specific set of 125 randomized channels would vary such that their range would increase, as the number of samples increased. For the high-to-low signal transition of the output signal, the delay time is dominated by the starting points of the signal transition and then controlled by the ON/OFF-state of the NMOSFETs in the inverter circuit. Therefore, the fluctuation of the threshold voltage of the NMOSFETs substantially affects the high-to-low delay-time characteristic. Similarly, the low-to-high delay-time fluctuation is strongly influenced by the σV_{th} of PMOSFETs. σt_{HL} exceeds σt_{LH} because the σV_{th} of NMOSFETs exceeds that of PMOSFETs. Notably, the rise- and fall-time fluctuations generally may not be as important as the delay-time fluctuation in circuit timing; however, their maximum variations can exceed 0.237 and 0.110 ps, respectively, which exceed the delay-time fluctuation and should therefore be considered in statistical timing analysis in circuit and system design. Moreover, fluctuations in the rise and fall times can be added to the delay time and increasing the delay-time fluctuations.

Fig. 9(a) and (b) shows the input and output transition characteristics for the two-input NAND, and the two-input NOR circuits, respectively. The solid line represents the nominal case (continuously doped channel with a channel doping concentration of $1.48 \times 10^{18} \text{ cm}^{-3}$), and the dashed lines represent cases with discrete dopant fluctuations. The timing characteristics are summarized in Table II. As expected, the timing fluctuations of NAND and NOR circuits are increased as the number of transistors is increased. The fluctuation of timing characteristics may suffer from the increase of fluctuation sources in circuit. It is thus reasonable to infer that the NAND

TABLE II
SUMMARIZED TRANSITION-TIME VARIATION FOR THE 16-nm-GATE NAND AND NOR CIRCUITS (* NORMALIZED BY THE NOMINAL VALUE)

(unit: ps)	t_r	t_f	t_{LH}	t_{HL}
NAND				
Nominal	1.248	1.197	0.987	1.254
Fluctuation	0.070	0.056	0.107	0.129
NOR				
Nominal	1.762	0.993	1.616	0.761
Fluctuation	0.133	0.030	0.169	0.111

and NOR circuits may exhibit larger timing fluctuations than the inverter circuit. In addition, they may have similar timing fluctuations due to the same number of transistors in the circuit. However, the obtained results show that the σt_r and σt_f for the NAND circuit are 0.53 and 1.87 times larger than that of the NOR circuit. The different characteristic of timing fluctuation is resulted from the different operation status of the device with different input signal. For the fall-time transition characteristics of NAND and NOR circuits, their output signal transitions are determined by the devices *NM2* and *NM4* in Fig. 1(g) and (h), respectively. The *NM2* and *NM4* are operated in the linear and saturation regions, respectively. As aforementioned, the device operated in the saturation region exhibits a better discharge capability to reduce the timing fluctuations. Therefore, the σt_f of the NAND circuit exceeds that of the NOR due to the different operation status of transistors. Moreover, for the NMOSFETs in series (*NM2* and *NM3* in the NAND circuit), the *NM2* may inherit the fluctuations resulted from *NM3*, such as the current fluctuation and intrinsic resistance fluctuation to influence the operation of *NM2*. Similarly, we can infer that σt_r of the NOR circuit is larger than that of the NAND circuit. The fluctuation of timing characteristics is influenced by the different input signal in circuit. In addition, the transistors in series are found to accumulate fluctuations and increase the fluctuations of circuits. Additionally, we can expect that the timing fluctuation can be reduced by the use of shunt transistors. The effect of the shunt transistor is similar to the increase of the device width of the most fluctuation-sensitive element in the circuits. The function- and circuit-topology-dependent characteristic fluctuations resulted from the random nature of the discrete dopants is, for the first time, briefly discussed and worth to be explored for future digital-circuit applications in nano-CMOS era.

IV. CONCLUSION

In this paper, a 3-D “atomistic” coupled device-circuit simulation approach was adopted to investigate the random-dopant-induced timing-characteristic fluctuations in nanoscale CMOS inverter circuits, concurrently capturing the discrete-dopant-number- and discrete-dopant-position-induced fluctuations. The discrete-dopant-induced fluctuations of the gate capacitance, cutoff frequency, and intrinsic gate delay are investigated. The experimentally calibrated simulation technique predicted that the discrete-dopant-fluctuated 16-nm CMOS inverter circuit may exhibit 0.036-, 0.021-, 0.105-, and 0.108-ps fluctuations in the rise time, fall time, low-to-high

delay time, and high-to-low delay time, respectively. The delay-time fluctuations dominate the timing characteristics. The normalized maximum fluctuations of the high-to-low and low-to-high delay times are about 101.8% and 73.5%. However, the maximum variations of rise- and fall-time fluctuations can exceed 0.237 and 0.110 ps, respectively, which exceed the delay-time fluctuation and should therefore be considered in statistical timing analysis in circuit and system design. For the NAND and NOR circuits, the timing fluctuation is further increased with increasing number of transistors in circuit. Generally, circuits with the same transistors may have a similar variation of characteristics due to the same fluctuation sources. However, due to the device-operation status and circuit topology of circuits, the characteristic fluctuations in NAND and NOR are different. The function- and circuit-topology-dependent characteristic fluctuations resulted from random nature of discrete dopants are discussed. The transistors in series may accumulate fluctuations and increase the fluctuations of circuits. It is considered that links should be established between circuit design and fundamental device technology to allow circuits and systems to accommodate the individual behavior of every transistor on a silicon chip. This paper provides an insight into random-dopant-induced timing-characteristic fluctuations, which may benefit the development of state-of-the-art digital circuits with robust timing characteristics.

REFERENCES

- [1] D. M. Fried, J. M. Hergenrother, A. W. Topol, L. Chang, L. Sekaric, J. W. Sleight, S. McNab, J. Newbury, S. Steen, G. Gibson, Y. Zhang, N. Fuller, J. Buccignano, C. Lavoie, C. Cabral, D. Canaperi, O. Dokumaci, D. Frank, E. Duch, I. Babich, K. Wong, J. Ott, C. Adams, T. Dalton, R. Nunes, D. Medeiros, R. Viswanathan, M. Ketchen, M. Jeong, W. Haensch, and K. W. Guarini, "Aggressively scaled (0.143 μm^2) 6T-SRAM cell for the 32 nm node and beyond," in *IEDM Tech. Dig.*, Dec. 2004, pp. 261–264.
- [2] F.-L. Yang, D.-H. Lee, H.-Y. Chen, C.-Y. Chang, S.-D. Liu, C.-C. Huang, T.-X. Chung, H.-W. Chen, C.-C. Huang, Y.-H. Liu, C.-C. Wu, C.-C. Chen, S.-C. Chen, Y.-T. Chen, Y.-H. Chen, C.-J. Chen, B.-W. Chan, P.-F. Hsu, J.-H. Shieh, H.-J. Tao, Y.-C. Yeo, Y. Li, J.-W. Lee, P. Chen, M.-S. Liang, and C. Hu, "5 nm-gate nanowire FinFET," in *VLSI Symp. Tech. Dig.*, Jun. 2004, pp. 196–197.
- [3] H. Wakabayashi, T. Ezaki, T. Sakamoto, H. Kawaura, N. Ikarashi, N. Ikezawa, M. Narihiro, Y. Ochiai, T. Ikezawa, K. Takeuchi, T. Yamamoto, M. Hane, and T. Mogami, "Characteristics and modeling of sub-10-nm planar bulk CMOS devices fabricated by lateral source/drain junction control," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 715–720, Sep. 2006.
- [4] A. Hafid Zaabab, Q.-J. Zhang, and M. Nakhla, "A neural network modeling approach to circuit optimization and statistical design," *IEEE Trans. Microw. Theory Tech.*, vol. 43, no. 6, pp. 1349–1358, Jun. 1995.
- [5] Q. Li, J. Zhang, W. Li, J. S. Yuan, Y. Chen, and A. S. Oates, "RF circuit performance degradation due to soft breakdown and hot-carrier effect in deep-submicrometer CMOS technology," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 9, pp. 1546–1551, Sep. 2001.
- [6] P. R. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," *IEEE J. Solid-State Circuits*, vol. 40, no. 6, pp. 1212–1224, Jun. 2005.
- [7] P. Crippa, C. Turchetti, and M. Conti, "A statistical methodology for the design of high-performance CMOS current-steering digital-to-analog converters," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 21, no. 4, pp. 377–394, Apr. 2002.
- [8] J. Jaffari and M. Anis, "Variability-aware bulk-MOS device design," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 27, no. 2, pp. 205–216, Feb. 2008.
- [9] L. Brusamarello, R. da Silva, G. I. Wirth, and R. A. L. Reis, "Probabilistic approach for yield analysis of dynamic logic circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 8, pp. 2238–2248, Sep. 2008.
- [10] H. Nho, S.-S. Yoon, S. S. Wong, and S.-O. Jung, "Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 9, pp. 907–911, Sep. 2008.
- [11] A. Asenov, S. Kaya, and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," *IEEE Trans. Electron Devices*, vol. 50, no. 5, pp. 1254–1260, May 2003.
- [12] G. Roy, A. R. Brown, F. Adamu-Lema, S. Roy, and A. Asenov, "Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nano-MOSFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 12, pp. 3063–3070, Dec. 2006.
- [13] H. P. Tuinhout, A. H. Montree, J. Schmitz, and P. A. Stolk, "Effects of gate depletion and boron penetration on matching of deep submicron CMOS transistor," in *IEDM Tech. Dig.*, 1997, pp. 631–634.
- [14] A. R. Brown, G. Roy, and A. Asenov, "Poly-Si gate related variability in decananometer MOSFETs with conventional architecture," *IEEE Trans. Electron Devices*, vol. 54, no. 11, pp. 3056–3063, Nov. 2007.
- [15] R. W. Keyes, "Effect of randomness in distribution of impurity atoms on FET thresholds," *Appl. Phys.*, vol. 8, no. 3, pp. 251–259, Nov. 1975.
- [16] R. P. Joshi and D. K. Ferry, "Effect of multi-ion screening on the electronic transport in doped semiconductors: A molecular-dynamics analysis," *Phys. Rev. B, Condens. Matter*, vol. 43, no. 12, pp. 9734–9739, Apr. 1991.
- [17] P. Francis, A. Terao, and D. Flandre, "Modeling of ultrathin double-gate NMOS/SOI transistors," *IEEE Trans. Electron Devices*, vol. 41, no. 5, pp. 715–720, May 1994.
- [18] J.-R. Zhou and D. K. Ferry, "3D simulation of deep-submicron devices. How impurity atoms affect conductance," *IEEE Comput. Sci. Eng.*, vol. 2, no. 2, pp. 30–37, Jun. 1995.
- [19] X.-H. Tang, V. K. De, and J. D. Meindl, "Intrinsic MOSFET parameter fluctuations due to random dopant placement," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 5, no. 4, pp. 369–376, Dec. 1997.
- [20] K. Noda, T. Tatsumi, T. Uchida, K. Nakajima, H. Miyamoto, and C. Hu, "A 0.1- μm delta doped MOSFET fabricated with post-low-energy implanting selective epitaxy," *IEEE Trans. Electron Devices*, vol. 45, no. 4, pp. 809–813, Apr. 1998.
- [21] P. A. Stolk, F. P. Widdershoven, and D. B. M. Klaassen, "Modeling statistical dopant fluctuations in MOS transistors," *IEEE Trans. Electron Devices*, vol. 45, no. 9, pp. 1960–1971, Sep. 1998.
- [22] D. Vasileska, W. J. Gross, and D. K. Ferry, "Modeling of deep-submicrometer MOSFETs: Random impurity effects, threshold voltage shifts and gate capacitance attenuation," in *Proc. Extended Abstracts Int. Workshop Comput. Electron.*, Oct. 1998, pp. 259–262.
- [23] W. J. Gross, D. Vasileska, and D. K. Ferry, "A novel approach for introducing the electron–electron and electron–impurity interactions in particle-based simulations," *IEEE Electron Device Lett.*, vol. 20, no. 9, pp. 463–465, Sep. 1999.
- [24] H.-S. Wong, Y. Taur, and D. J. Frank, "Discrete random dopant distribution effects in nanometer-scale MOSFETs," *Microelectron. Reliab.*, vol. 38, no. 9, pp. 1447–1456, Sep. 1999.
- [25] N. Sano, K. Matsuzawa, M. Mukai, and N. Nakayama, "Role of long-range and short-range Coulomb potentials in threshold characteristics under discrete dopants in sub-0.1 μm Si-MOSFETs," in *IEDM Tech. Dig.*, Dec. 2000, pp. 275–278.
- [26] N. Sano, K. Matsuzawa, M. Mukai, and N. Nakayama, "On discrete random dopant modeling in drift-diffusion simulations: Physical meaning of 'atomistic' dopants," *Microelectron. Reliab.*, vol. 42, no. 2, pp. 189–199, Feb. 2002.
- [27] P. Dollfus, A. Bournel, S. Galdin, S. Barraud, and P. Hesto, "Effect of discrete impurities on electron transport in ultrashort MOSFET using 3D MC simulation," *IEEE Electron Device Lett.*, vol. 51, no. 5, pp. 749–756, May 2004.
- [28] Y. Li and S.-M. Yu, "Comparison of random-dopant-induced threshold voltage fluctuation in nanoscale single-, double-, and surrounding-gate field-effect transistors," *Jpn. J. Appl. Phys.*, vol. 45, no. 9A, pp. 6860–6865, Sep. 2006.
- [29] Y. Li and C.-H. Hwang, "Discrete-dopant-induced characteristic fluctuations in 16 nm multiple-gate silicon-on-insulator devices," *J. Appl. Phys.*, vol. 102, no. 8, p. 084 509, Oct. 2007.
- [30] Y. Li and S.-M. Yu, "A coupled-simulation-and-optimization approach to nanodevice fabrication with minimization of electrical characteristics fluctuation," *IEEE Trans. Semicond. Manuf.*, vol. 20, no. 4, pp. 432–438, Nov. 2007.
- [31] N. Sano and M. Tomizawa, "Random dopant model for three-dimensional drift-diffusion simulations in metal–oxide–semiconductor field-effect-transistors," *Appl. Phys. Lett.*, vol. 79, no. 14, pp. 2267–2269, Oct. 2001.

- [32] Y. Li, S.-M. Yu, J.-R. Hwang, and F.-L. Yang, "Discrete dopant fluctuated 20 nm/15 nm-gate planar CMOS," *IEEE Trans. Electron Devices*, vol. 55, no. 6, pp. 1449–1455, Jun. 2008.
- [33] Y. Li, C.-H. Hwang, and H.-M. Huang, "Large-scale atomistic approach to discrete-dopant-induced characteristic fluctuations in silicon nanowire transistors," *Phys. Stat. Sol. (A)*, vol. 205, no. 6, pp. 1505–1510, May 2008.
- [34] A. Brown and A. Asenov, "Capacitance fluctuations in bulk MOSFETs due to random discrete dopants," *J. Comput. Electron.*, vol. 7, no. 3, pp. 115–118, Sep. 2008.
- [35] C. L. Alexander, G. Roy, and A. Asenov, "Random impurity scattering induced variability in conventional nano-scaled MOSFETs: Ab initio impurity scattering Monte Carlo simulation study," in *IEDM Tech. Dig.*, Nov. 2006, pp. 1–4.
- [36] X. Tang, K. A. Bowman, J. C. Eble, V. K. De, and J. D. Meindl, "Impact of random dopant placement on CMOS delay and power dissipation," in *Proc. 29th Eur. Solid-State Device Res. Conf.*, Sep. 1999, pp. 184–187.
- [37] A. Balasubramanian, P. R. Fleming, B. L. Bhuvana, A. L. Sternberg, and L. W. Massengill, "Implications of dopant-fluctuation-induced V_t variations on the radiation hardness of deep submicrometer CMOS SRAMs," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 1, pp. 135–144, Mar. 2003.
- [38] H. Mahmoodi, S. Mukhopadhyay, and K. Roy, "Estimation of delay variations due to random-dopant fluctuations in nanoscale CMOS circuits," *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1787–1796, Sep. 2005.
- [39] S. K. Springer, S. Lee, N. Lu, E. J. Nowak, J.-O. Plouchart, J. S. Watts, R. Q. Williams, and N. Zamdmer, "Modeling of variation in submicrometer CMOS ULSI technologies," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2168–2178, Sep. 2006.
- [40] R. Tanabe, Y. Ashizawa, and H. Oka, "Investigation of SNM with random dopant fluctuations for FD SGSOI and FinFET 6T SOI SRAM cell by three-dimensional device simulation," in *Proc. Simul. Semicond. Processes Device Conf.*, Sep. 2006, pp. 103–106.
- [41] B. Cheng, S. Roy, G. Roy, and A. Asenov, "Impact of intrinsic parameter fluctuations on SRAM cell design," in *Proc. Int. Solid-State Integr. Circuit Technol. Conf.*, Oct. 2006, pp. 1290–1292.
- [42] Y. Li and C.-H. Hwang, "High-frequency characteristic fluctuations of nano-MOSFET circuit induced by random dopants," *IEEE Trans. Microw. Theory Tech.*, vol. 56, no. 12, pp. 2726–2733, Dec. 2008.
- [43] G. J. Iafrate, H. L. Grubin, and D. K. Ferry, "Utilization of quantum distribution functions for ultra-submicron device transport," *J. Phys. Colloq.*, vol. 42, no. C7, pp. C7-307–C7-312, 1981.
- [44] M. G. Ancona and H. F. Tiersten, "Macroscopic physics of the silicon inversion layer," *Phys. Rev. B, Condens. Matter*, vol. 35, no. 15, pp. 7959–7965, May 1987.
- [45] J.-R. Zhou and D. K. Ferry, "Ballistic phenomena in GaAs MESFETs: Modeling with quantum moment equations," *Semicond. Sci. Technol.*, vol. 7, no. 3B, pp. B546–B548, Mar. 1992.
- [46] J.-R. Zhou and D. K. Ferry, "Simulation of ultra-small GaAs MESFETs using quantum moment equations. II. Velocity overshoot," *IEEE Trans. Electron Devices*, vol. 39, no. 8, pp. 1793–1796, Aug. 1992.
- [47] J.-R. Zhou and D. K. Ferry, "Simulation of ultra-small GaAs MESFET using quantum moment equations," *IEEE Trans. Electron Devices*, vol. 39, no. 3, pp. 473–478, Mar. 1992.
- [48] J.-R. Zhou and D. K. Ferry, "Modeling of quantum effects in ultrasmall HEMT devices," *IEEE Trans. Electron Devices*, vol. 40, no. 2, pp. 421–427, Feb. 1993.
- [49] T.-W. Tang, X. Wang, and Y. Li, "Discretization scheme for the density-gradient equation and effect of boundary conditions," *J. Comput. Electron.*, vol. 1, no. 3, pp. 389–393, Oct. 2002.
- [50] G. Roy, A. R. Brown, A. Asenov, and S. Roy, "Quantum aspects of resolving discrete charges in "atomistic" device simulations," *J. Comput. Electron.*, vol. 2, no. 2–4, pp. 323–327, Dec. 2003.
- [51] S. Odanaka, "Multidimensional discretization of the stationary quantum drift-diffusion model for ultrasmall MOSFET structures," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 23, no. 6, pp. 837–842, Jun. 2004.
- [52] Y. Li and S.-M. Yu, "A parallel adaptive finite volume method for nanoscale double-gate MOSFETs simulation," *J. Comput. Appl. Math.*, vol. 175, no. 1, pp. 87–99, Mar. 2005.
- [53] Y. Li, H.-M. Lu, T.-W. Tang, and S. M. Sze, "A novel parallel adaptive Monte Carlo method for nonlinear Poisson equation in semiconductor devices," *Math. Comput. Simul.*, vol. 62, no. 3–6, pp. 413–420, Mar. 2003.
- [54] Y. Li, S. M. Sze, and T. S. Chao, "A practical implementation of parallel dynamic load balancing for adaptive computing in VLSI device simulation," *Eng. Comput.*, vol. 18, no. 2, pp. 124–137, Aug. 2002.
- [55] T. Grassler and S. Selberherr, "Mixed-mode device simulation," *Microelectron. J.*, vol. 31, no. 11/12, pp. 873–881, Dec. 2000.
- [56] Y. Li, "A two-dimensional thin-film transistor simulation using adaptive computing technique," *Appl. Math. Comput.*, vol. 184, no. 1, pp. 73–85, Jan. 2007.
- [57] K.-Y. Huang, Y. Li, and C.-P. Lee, "A time-domain approach to simulation and characterization of RF HBT two-tone intermodulation distortion," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 10, pp. 2055–2062, Oct. 2003.
- [58] Y. Li, J.-Y. Huang, and B.-S. Lee, "Effect of single grain boundary position on surrounding-gate polysilicon thin film transistors," *Semicond. Sci. Technol.*, vol. 23, no. 1, p. 015 019, Jan. 2008.
- [59] M. N. Darwish, J. L. Lentz, M. R. Pinto, P. M. Zeitoff, T. J. Krutsick, and H. H. Vuong, "An improved electron and hole mobility model for general purpose device simulation," *IEEE Trans. Electron Devices*, vol. 44, no. 9, pp. 1529–1538, Sep. 1997.
- [60] S. Selberherr, *Analysis and Simulation of Semiconductor Devices*. New York: Springer-Verlag, 1984.



Yiming Li (M'02) received the B.S. degree in applied mathematics and electronics engineering, the M.S. degree in applied mathematics, and the Ph.D. degree in electronics from National Chiao Tung University (NCTU), Hsinchu, Taiwan, in 1996, 1998, and 2001, respectively.

In 2001, he joined the National Nano Device Laboratories (NDL), Hsinchu, as an Associate Researcher and the Microelectronics and Information Systems Research Center (MISRC), NCTU, as an Assistant Professor, where he has been engaged in the field of computational science and engineering, particularly in modeling, simulation, and optimization of nanoelectronics and very large scale integration (VLSI) circuits. In Fall 2002, he was a Visiting Assistant Professor with the Department of Electrical and Computer Engineering, University of Massachusetts, Amherst. From 2003 to 2004, he was a Research Consultant with the System on a Chip (SoC) Technology Center, Industrial Technology Research Institute, Hsinchu. From 2003 to 2005, he was the Director of the Departments of Nanodevice and of Computational Nanoelectronics, NDL. He is currently the Deputy Director General of NDL. In Fall 2004, he became an Associate Professor with the Department of Communication Engineering, NCTU, where he has been a Full Professor since Fall 2008. He is also the Deputy Director of the Modeling and Simulation Center, NCTU, and conducts the Parallel and Scientific Computing Laboratory, NCTU. His current research areas are in computational electronics and physics, physics of semiconductor nanostructures, device modeling, parameter extraction, VLSI circuit simulation, development of technology computer-aided design (TCAD) and electronic CAD tools and SoC applications, bioinformatics and computational biology, advanced numerical methods, parallel and scientific computing, optimization techniques, and computational intelligence. He is the author or a coauthor of more than 120 research papers appearing in international book chapters, journals, and conferences. He has served as a Reviewer, Guest Associate Editor, Guest Editor, Associate Editor, and Editor for many international journals.

Dr. Li is a member of Phi Tau Phi, Sigma Xi, the American Physical Society, the American Chemical Society, the Association for Computing Machinery, the Institute of Electronics, Information and Communication Engineers, Japan, and the Society for Industrial and Applied Mathematics. He is included in *Who's Who in the World*. He was the recipient of the 2002 Research Fellowship Award presented by the Pan Wen-Yuan Foundation, Taiwan, and the 2006 Outstanding Young Electrical Engineer Award from the Chinese Institute of Electrical Engineering, Taiwan. He has served as a Reviewer for the IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, the IEEE TRANSACTIONS ON NANOTECHNOLOGY, the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, the IEEE ELECTRON DEVICE LETTERS, and the IEEE TRANSACTIONS ON ELECTRON DEVICES. He has organized and served on several international conferences and was an Editor for proceedings of international conferences.



Chih-Hong Hwang received the B.S. degree in engineering and system science and the M.S. degree in electronics engineering from National Tsing Hua University, Hsinchu, Taiwan, in 2001 and 2003, respectively. He is currently working toward the Ph.D. degree in the Parallel and Scientific Computing Laboratory, Department of Communication Engineering, National Chiao Tung University, Hsinchu.

His research interests focus on modeling and simulation of semiconductor nanodevices and variability of nano-CMOS devices and circuits.

Mr. Hwang was the recipient of the Bronze Medal of the 2008 TSMC Outstanding Student Research Award presented by Taiwan Semiconductor Manufacturing Company, Hsinchu, and the 2008 EDA Top-Notch International Conference Paper Award from the Electronic Design Automation Consortium, Taiwan.



Tien-Yeh Li received the B.S. degree in electrical engineering from National Taiwan Ocean University, Keelung, Taiwan, in 2006. He is currently working toward the M.S. degree in the Parallel and Scientific Computing Laboratory, Department of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan.

His research interests focus on modeling and simulation of semiconductor nanodevices; in particular, for nanomemory devices.

Mr. Li was the recipient of the 2008 EDA Top-Notch International Conference Paper Award from the Electronic Design Automation Consortium, Taiwan.