

# Low-Threshold-Voltage MoN/HfAlO/SiON p-MOSFETs With 0.85-nm EOT

M. F. Chang, P. T. Lee, *Member, IEEE*, and Albert Chin, *Senior Member, IEEE*

**Abstract**—By using HfAlO as a capping layer on SiON, MoN/HfAlO/SiON p-MOSFETs show an effective work function of 5.1 eV, a low threshold voltage of  $-0.1$  V, and a peak hole mobility of  $80 \text{ cm}^2/(\text{V} \cdot \text{s})$  at small equivalent oxide thickness of 0.85 nm. These self-aligned and gate-first p-MOSFETs processes, with standard ion implantation and  $1000^\circ\text{C}$  rapid thermal annealing, are fully compatible with current very large scale integration fabrication lines.

**Index Terms**—Capping layer, HfAlO, MoN, p-MOSFETs.

## I. INTRODUCTION

HIGH- $\kappa$  GATE dielectrics and metal gate have been used for CMOSFETs at the 45-nm nodes and beyond [1]–[16], to reduce the dc power consumption from the gate leakage current and continue the gate-oxide scaling. However, the undesired high threshold voltage ( $V_t$ ) is still one of the major challenges for metal-gate/high- $\kappa$  CMOSFETs, particularly for the desired low-cost gate-first process. The lack of highly effective work-function ( $\phi_{m\text{-eff}}$ ) gate metal in the periodic table [8]–[10] makes the p-MOSFET very challenging, which is even worse at small equivalent oxide thickness (EOT) by flatband voltage ( $V_{fb}$ ) roll-off effect [6]–[9]. To address these issues, we previously reported the mechanism of  $V_{fb}$  roll-off that was related to interface reaction and interface diffusion of  $\text{HfO}_2$  and Si channel during high-temperature rapid thermal annealing (RTA) [8]. To reduce the interface reaction, a low-temperature process was used that led to low  $V_t$  metal-gate/high- $\kappa$  CMOSFET [8], [9] at 1.05–1.2-nm EOT. Alternatively, using  $\text{Al}_2\text{O}_3$  [10], [11] or  $\text{AlN}$  [12] as capping layer or Al-content metal gate [13] has been used to modify the  $\phi_{m\text{-eff}}$  for p-MOSFET. However, the capping-layer method showed unwanted EOT degradation. In this letter, we report the use of MoN metal gate and thin HfAlO capping layer on SiON to achieve both low  $V_t$  and small EOT. After a  $1000^\circ\text{C}$  RTA, the MoN/HfAlO/SiON p-MOSFETs show high  $\phi_{m\text{-eff}}$  of 5.1 eV, low  $V_t$  of  $-0.1$  V, small 0.85-nm EOT, and good hole mobility of  $80 \text{ cm}^2/(\text{V} \cdot \text{s})$ .

Manuscript received May 8, 2009; revised May 16, 2009. First published July 14, 2009; current version published July 27, 2009. This work was supported in part by National Nano Project NSC 97-2120-M-009-008 of Taiwan. The review of this letter was arranged by Editor J. Cai.

M. F. Chang and P. T. Lee are with the Department of Photonics and Institute of Electro-Optical Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan (e-mail: jackiejang.eo95g@nctu.edu.tw; potsung@mail.nctu.edu.tw).

A. Chin is with the Department of Electronics Engineering, National Chiao-Tung University, Hsinchu 300, Taiwan, and also with the Nano-Electronics Consortium of Taiwan, Hsinchu 300, Taiwan (e-mail: albert\_achin@hotmail.com).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2009.2023824

## II. EXPERIMENTAL PROCEDURE

The 12-in n-type Si wafers with  $2 \times 10^{15} \text{ cm}^{-3}$  doping concentration and 4.29-eV substrate work function were used in these experiments. No well implant was used in this study. After standard clean, a thin SiON with 1.5- or 2.1-nm physical thickness was first grown on Si wafers. Then, HfAlO [3] of 1-nm thickness was deposited by physical vapor deposition (PVD) and postdeposition annealing at  $500^\circ\text{C}$  in  $\text{O}_2$  for 5 min. The composition ratio of Hf and Al in HfAlO is 1 : 1. After that, the metal gate was formed by depositing 50-nm MoN and 200-nm TaN by PVD and patterning. The  $p^+$  source–drain regions were formed by 35-keV and  $5 \times 10^{15} \text{ cm}^{-2}$   $\text{BF}_2^+$  implantation, followed by  $1000^\circ\text{C}$  RTA activation for 1 s. Finally, the Al was deposited for source–drain and back-side contacts. For comparison, MoN/SiON p-MOSFETs were also formed. The fabricated devices were characterized by capacitance–voltage ( $C$ – $V$ ) and gate-current density–voltage ( $J$ – $V$ ) measurements. The EOT and  $V_{fb}$  were extracted from the measured  $C$ – $V$  data using a CVC simulator [17] that accounts for the quantum–mechanical effect.

## III. RESULTS AND DISCUSSION

Fig. 1(a) and (b) shows the  $C$ – $V$  and  $J$ – $V$  characteristics of MoN/HfAlO/1.5-nm SiON and control MoN/2.1-nm SiON capacitors, respectively. In addition to the positive  $V_{fb}$  using MoN gate on SiON, further  $\sim 500$ -mV  $V_{fb}$  shift, smaller EOT of 0.85 nm, and low leakage current of  $1.6 \times 10^{-1} \text{ A/cm}^2$  at 1 V of  $V_g - V_{fb}$  were measured for the MoN/HfAlO/1.5-nm SiON device than the control MoN/2.1-nm SiON sample. Such positive  $V_{fb}$  shift is needed for low  $V_t$  operation. The modulation of  $V_{fb}$  is attributed to the interdiffusion and reaction of SiON and HfAlO to form HfAlSiON layer after  $1000^\circ\text{C}$  RTA [13]. The small EOT of 0.85 nm was obtained by considering quantum–mechanical effect [17]. The small EOT is due to optimized interdiffusion of HfAlO/SiON and slight diffusion of MoN gate after  $1000^\circ\text{C}$  RTA, as shown from the SIMS measurements inserted in Fig. 1(b). The  $\phi_{m\text{-eff}}$  of 5.1 eV and oxide charge density of  $4.5 \times 10^{12} \text{ cm}^{-2}$  were obtained from the  $V_{fb}$ –EOT plot inserted in Fig. 1(a). The large  $\phi_{m\text{-eff}}$  is suitable for p-MOS applications.

Fig. 2 shows the gate leakage current comparison of MoN/HfAlO/SiON, poly-Si/SiO<sub>2</sub>, MoN/2.1-nm SiON, and TaN/HfLaO [8] gate stacks. The small 1.65-nm EOT in the MoN/2.1-nm SiON control device is also due to the slight MoN diffusion. The leakage current of  $1.6 \times 10^{-1} \text{ A/cm}^2$  at 1 V above  $V_{fb}$  is approximately four orders of magnitude lower than that of SiO<sub>2</sub> at a 0.85-nm EOT. This low leakage




Fig. 1. (a)  $C$ - $V$  and (b)  $J$ - $V$  characteristics of the MoN/HfAlO/SiON and MoN/SiON p-MOS capacitors after a 1000 °C RTA. The inserted figure in (a) is a  $V_{fb}$ -EOT plot with different HfAlO thickness on constant 1.5-nm SiON. The inserted figure in (b) is the SIMS profile before and after 1000 °C RTA.




Fig. 2. Gate leakage current density comparison of MoN/HfAlO/SiON, poly-Si/SiO<sub>2</sub> stack, MoN/2.1-nm SiON, and TaN/HfLaO [8] gate stacks.

current is due to the high- $\kappa$  HfAlO [3]. Thus, both high  $\phi_{m-eff}$  and low gate dielectric leakage current can be achieved in MoN/HfAlO/SiON MOS capacitors.

In Fig. 3(a) and (b), we show the  $I_d$ - $V_d$  and  $I_d$ - $V_g$  characteristics of the 0.85-nm EOT MoN/HfAlO/SiON p-MOSFETs. In addition to the well-behaved transistor characteristics, a small  $V_t$  of only  $-0.10$  V was measured from the linear  $I_d$ - $V_g$




Fig. 3. (a)  $I_d$ - $V_d$  and (b)  $I_d$ - $V_g$  characteristics of the MoN/HfAlO/SiON p-MOSFETs.

plot—this is due to the high  $\phi_{m-eff}$  of 5.1 eV found from the  $C$ - $V$  measurements. Such low  $V_t$  meets the lowest scalable value of  $4$  kT/q for MOSFET at the end of *International Technology Roadmap for Semiconductors* [16].

The hole mobility as a function of effective electric field for the MoN/HfAlO/SiON p-MOSFETs is shown in Fig. 4, where the data was extracted directly from the measured  $I_d$ - $V_g$  curves at small  $V_d$ . For comparison, the MoN/2.1-nm SiON p-MOSFET with 1.65-nm EOT is also shown. Good peak hole mobility of  $80$  cm<sup>2</sup>/(V·s) and  $56$  cm<sup>2</sup>/(V·s) at  $0.8$  MV/cm were obtained, at a small EOT of  $0.85$  nm. A slightly degraded mobility is found compared with the MoN/2.1-nm SiON control sample. The reasonably good mobility is due to the optimized SiON between high- $\kappa$  HfAlO and Si that is critical to prevent mobility degradation [14].

#### IV. CONCLUSION

We have demonstrated good performance in terms of  $V_t$  and mobility at  $0.85$ -nm EOT for HfAlO-capped SiON p-MOSFETs with a high work-function MoN gate. The self-aligned and gate-first MoN/HfAlO/SiON p-MOSFETs




Fig. 4. Hole mobility versus effective electric field for the MoN/HfAlO/SiON p-MOSFETs.

have the advantages of simple high-temperature processing and compatibility with current very large scale integration lines.

#### ACKNOWLEDGMENT

The authors would like to thank the support of D.-Y. Chen, L.-G. Yao, C.-H. Chang, C.-Y. Lee, C.-H. Cheng, and C.-H. Yu from the Advanced Module Technology Division, R&D, TSMC.

#### REFERENCES

- [1] H.-H. Tseng, C. C. Capasso, J. K. Schaeffer, E. A. Hebert, P. J. Tobin, D. C. Gilmer, D. Triyoso, M. E. Ramón, S. Kalpat, E. Luckowski, W. J. Taylor, Y. Jeon, O. Adetutu, R. I. Hegde, R. Noble, M. Jahanbani, C. El Chemali, and B. E. White, "Improved short channel device characteristics with stress relieved pre-oxide (SRPO) and a novel tantalum carbon alloy metal gate/HfO<sub>2</sub> stack," in *IEDM Tech. Dig.*, 2004, pp. 821–824.
- [2] X. Yu, C. Zu, X. P. Wang, M.-F. Li, A. Chin, A. Y. Du, W. D. Wang, and D. L. Kwong, "High mobility and excellent electrical stability of MOSFETs using a novel HfTaO gate dielectric," in *VLSI Symp. Tech. Dig.*, 2004, pp. 110–111.
- [3] D. S. Yu, A. Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, B. F. Hung, and S. P. McAlister, "Lanthanide and Ir-based dual metal-gate/HfAlON CMOS with large work-function difference," in *IEDM Tech. Dig.*, 2005, pp. 649–652.
- [4] P. F. Hsu, Y. T. Hou, F. Y. Yen, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, J. M. Chiou, K. M. Yin, J. J. Lee, R. L. Hwang, Y. Jin, S. M. Chang, H. J. Tao, S. C. Chen, M. S. Liang, and T. P. Ma, "Advanced dual metal gate MOSFETs with high-*k* dielectric for CMOS application," in *VLSI Symp. Tech. Dig.*, 2006, pp. 11–12.
- [5] C. H. Wu, B. F. Hung, A. Chin, S. J. Wang, W. J. Chen, X. P. Wang, M.-F. Li, C. Zhu, Y. Jin, H. J. Tao, M. S. Chen, and M. S. Liang, "High temperature stable [Ir<sub>3</sub>Si-TaN]/HfLaON CMOS with large work-function difference," in *IEDM Tech. Dig.*, 2006, pp. 617–620.
- [6] K. Akiyama, W. Wang, W. Mizubayashi, M. Ikeda, H. Ota, T. Nabatame, and A. Toriumi, "V<sub>FB</sub> roll-off in HfO<sub>2</sub> gate stack after high temperature annealing process—A crucial role of out-diffused oxygen from HfO<sub>2</sub> to Si," in *VLSI Symp. Tech. Dig.*, 2007, pp. 72–73.
- [7] S. C. Song, C. S. Park, J. Price, C. Burham, R. Choi, H. C. Wen, K. Choi, H. H. Tseng, B. H. Lee, and R. Jammy, "Mechanism of V<sub>FB</sub> roll-off with high work function metal gate and low temperature oxygen incorporation to achieve PMOS band edge work function," in *IEDM Tech. Dig.*, 2007, pp. 337–340.
- [8] C. F. Cheng, C. H. Wu, N. C. Su, S. J. Wang, S. P. McAlister, and A. Chin, "Very low V<sub>t</sub> [Ir-Hf]/HfLaO CMOS using novel self-aligned low temperature shallow junctions," in *IEDM Tech. Dig.*, 2007, pp. 333–336.
- [9] C. C. Liao, A. Chin, N. C. Su, M.-F. Li, and S. J. Wang, "Low V<sub>t</sub> gate-first Al/TaN/[Ir<sub>3</sub>Si-HfSi<sub>2-x</sub>]/HfLaON CMOS using simple process," in *VLSI Symp. Tech. Dig.*, 2008, pp. 190–191.
- [10] A. Chin, C. C. Liao, C. H. Lu, W. J. Chen, and C. Tsai, "Device and reliability of high-*k* Al<sub>2</sub>O<sub>3</sub> gate dielectric with good mobility and low D<sub>it</sub>," in *VLSI Symp. Tech. Dig.*, 1999, pp. 135–136.
- [11] N. Mise, T. Morooka, T. Eimori, S. Kamiyama, K. Murayama, M. Sato, T. Ono, Y. Nara, and Y. Ohji, "Single metal/dual high-*k* gate stack with low V<sub>th</sub> and precise gate profile control for highly manufacturable aggressively scaled CMOSFETs," in *IEDM Tech. Dig.*, 2007, pp. 527–530.
- [12] K. L. Lee, M. M. Frank, V. Paruchuri, E. Cartier, B. Linder, N. Bojarczuk, X. Wang, J. Rubino, M. Steen, P. Kozlowski, J. Newbury, E. Sikorski, P. Flaitz, M. Gribelyuk, P. Jamison, G. Singco, V. Narayanan, S. Zafar, S. Guha, P. Oldiges, R. Jammy, and M. Jeong, "Poly-Si/AlN/HfSiO stack for ideal threshold voltage and mobility in sub-100 nm MOSFETs," in *VLSI Symp. Tech. Dig.*, 2006, pp. 160–161.
- [13] M. Kadoshima, T. Matsuki, M. Sato, T. Aminaka, E. Kurosawa, A. Ohta, H. Yoshinaga, S. Miyazaki, K. Shiraishi, K. Yamabe, K. Yamada, T. Aoyama, Y. Nara, and Y. Ohji, "Practical dual-metal-gate dual-high-*k* CMOS integration technology for hp 32 nm LSTP utilizing process-friendly TiAlN metal gate," in *IEDM Tech. Dig.*, 2007, pp. 531–534.
- [14] J. Huang, P. D. Kirsch, D. Heh, C. Y. Kang, G. Bersuker, M. Hussain, P. Majhi, P. Sivasubramani, D. C. Gilmer, N. Goel, M. A. Quevedo-Lopez, C. Young, C. S. Park, C. Park, P. Y. Hung, J. Price, H. R. Harris, B. H. Lee, H.-H. Tseng, and R. Jammy, "Device and reliability improvement of HfSiON+LaOx/metal gate stacks for 22 nm node application," in *IEDM Tech. Dig.*, 2008, pp. 45–48.
- [15] S. Natarajan, M. Armstrong, M. Bost, R. Brain, M. Brazier, C.-H. Chang, V. Chikarmane, M. Childs, H. Deshpande, K. Dev, G. Ding, T. Ghani, O. Golonzka, W. Han, J. He, R. Heussner, R. James, I. Jin, C. Kenyon, S. Klopceic, S.-H. Lee, M. Liu, S. Lodha, B. McFadden, A. Murthy, L. Neiberg, J. Neiryneck, P. Packan, S. Pae, C. Parker, C. Pelto, L. Pipes, J. Sebastian, J. Seiple, B. Sell, S. Sivakumar, B. Song, K. Tone, T. Troeger, C. Weber, M. Yang, A. Yeoh, and K. Zhang, "A 32 nm logic technology featuring 2nd-generation high-*k*+ metal-gate transistors, enhanced channel strain and 0.171 μm<sup>2</sup> SRAM cell size in a 291 Mb array," in *IEDM Tech. Dig.*, 2008, pp. 941–943.
- [16] *The International Technology Roadmap for Semiconductors: Semicond. Ind. Assoc., Process Integration, Devices, and Structures Chapter*, pp. 11–13, 2007. [Online]. Available: www.itrs.net
- [17] J. Hauser, *CVC NCSU Software, Version 5.0*. Raleigh, NC: Dept. Elect. Computer Eng., North Carolina State Univ., 2000.