

Contents

Abstract (Chinese)	i
Abstract (English)	iii
Acknowledgment	v
Contents	vi
Table Lists	ix
Figure Captions	x

Chapter 1 Introduction

1.1 Overview of Organic Semiconductor.....	1
1.1.1 Introduction	1
1.1.2 Carrier Transport model of Organic Semiconductors.....	2
1.1.3 The Crystal Structures of Pentacene Thin Film.....	4
1.1.4 Applications of Organic Semiconductor to Organic Field Effect Transistors.....	6
1.2 Electrical Characteristics Analyses of OTFTs.....	7
1.2.1 The Basic Operation Mode and Principles of OTFTs.....	7
1.2.2 Threshold Voltage and Constant Current Method.....	9
1.2.3 Extraction Method of Mobility and Subthreshold Swing.....	9
1.2.4 Contact Resistances.....	10
1.3 Surface Treatment.....	11
1.4 Motivation of thesis.....	12
1.5 Thesis Organization.....	13

Chapter 2 The Effects on the Performance of Pentacene Active Layer

2.1 Introduction.....	15
-----------------------	----

2.2 Motivation.....	15
2.3 Experimental Procedures.....	15
2.3.1 The Effects of Deposition Conditions of Pentacene Active Layer.....	17
2.3.1.1 Experiments.....	17
2.3.1.2 Results and Discussion.....	17
2.3.2 The Effects of Thicknesses of Pentacene Active Layer.....	18
2.3.2.1 Experiments.....	18
2.3.2.2 Results and Discussion.....	19
2.3.3 The Degradation effect of Pentacene TFTs.....	19
2.3.3.1 Experiments.....	19
2.3.3.2 Results and Discussion.....	20
2.4 Summary.....	20



Chapter 3 The Effects on Metal Contact and Surface Treatment

3.1 Introduction.....	21
3.2 Motivation.....	22
3.3 Experimental Procedures.....	22
3.3.1 The Influences of Thicknesses of Ti Adhesion Layer.....	23
3.3.1.1 Experiments.....	23
3.3.1.2 Results and Discussion.....	23
3.3.2 The Influences of contact materials.....	24
3.3.2.1 Experiments.....	24
3.3.2.2 Results and Discussion.....	25
3.3.3 Surface Treatment of Gate Dielectric.....	25
3.3.3.1 Experiments.....	25

3.3.3.2 Results and Discussion.....	26
3.4 Summary.....	27

Chapter 4 Pentacene TFTs with Novel Material Source and Drain

4.1 Introduction.....	28
4.2 Motivation.....	28
4.3 Experimental Procedures.....	29
4.3.1 MWCNT Deposition Times and Thicknesses of Buffer Layer.....	30
4.3.1.1 Experiments.....	30
4.3.1.2 Results and Discussion.....	30
4.3.2 Pentacene TFTs with MWCNT and Only Pre-Treatment S/D.....	32
4.3.2.1 Experiments.....	32
4.3.2.2 Results and Discussion.....	32
4.3.3 Pentacene TFTs with MWCNT and Pd/Ti S/D.....	33
4.3.3.1 Experiments.....	33
4.3.3.2 Results and Discussion.....	33
4.4 Summary.....	34

Chapter 5 Conclusions

5.1 Conclusions.....	36
Tables	39
Figures	42
References	91
Vita	101

Table Lists

Chapter 1

- Table 1.1.1 The highest field effect mobility values measured from OTFTs as reported in the literature annually from 1986 through 2000.[1.1]
- Table 1.1.4 The chemical and comparison of mobility of classes of organic and inorganic semiconductors.[1.22]
- Table 1.2.2 The values of ON current of different channel length and width in this thesis for constant current method.



Figure Captions


Chapter 1

Figure 1.1.3 The schematic plots of (a) pentacene molecular and (b) single crystal pentacene.

Figure 1.1.4-1 The schematic configurations of (a) top contact and (b) bottom contact pentacene TFTs structure with bottom gate.

Figure 1.1.4-2 Performance of organic and hybrid semiconductor.[1.22]

Figure 1.2.1-1 The schematic plots of (a) the Fermi level of electrodes and HOMO-LUMO levels of pentacene and (b) conducting channel form proportional to the gate voltage.



Chapter 2

Figure 2.3-1 The Fabrication Procedures of Pentacene TFTs.

Figure 2.3-2 A schema of chamber of thermal evaporator

Figure 2.3-3 The schematic plots of linear like and finger type layout for bottom contact OTFTs.

Figure 2.3.1-1 The I_d - V_g electrical characteristics of pentacene TFTs with different deposition rates. The channel width/length of devices are (a) $75/50 \mu\text{m}/\mu\text{m}$ and (b) $600/50 \mu\text{m}/\mu\text{m}$.

Figure 2.3.1-2 The (a) I_d - V_g and (b) I_d - V_d electrical characteristics of pentacene TFTs with different deposition rates. The channel width/length of devices are $26600/50 \mu\text{m}/\mu\text{m}$.

Figure 2.3.1-3 The I_d - V_g electrical characteristics of pentacene TFTs with different deposition temperatures. The channel width/length of devices are (a) $75/50$

$\mu\text{m}/\mu\text{m}$ and (b) $600/50 \mu\text{m}/\mu\text{m}$.

Figure 2.3.1-4 The I_d - V_g electrical characteristics of pentacene TFTs with different deposition temperatures. The channel width/length of devices are $26600/50 \mu\text{m}/\mu\text{m}$.

Figure 2.3.1-5 The extractions of saturation mobility of pentacene TFTs with different deposition temperatures and different device scales

Figure 2.3.1-6 The SEM images of surface morphologies of pentacene active layer deposited on gate dielectric and contact metal.[1.1]

Figure 2.3.2-1 The I_d - V_g electrical characteristics of pentacene TFTs with different pentacene thicknesses. The channel width/length of devices are (a) $75/50 \mu\text{m}/\mu\text{m}$ and (b) $600/50 \mu\text{m}/\mu\text{m}$.

Figure 2.3.1-2 The I_d - V_g electrical characteristics of pentacene TFTs with different pentacene thicknesses. The channel width/length of devices are $26600/50 \mu\text{m}/\mu\text{m}$.

Figure 2.3.2-3 The mobility extractions of pentacene TFTs with different device scales and varied thickness of pentacene film.

Figure 2.3.3-1 The degradation on electrical characteristics of pentacene TFTs with different deposition temperatures which are (a) RT and (b) 90°C . The channel width/length of devices are $26600/50 \mu\text{m}/\mu\text{m}$.

Figures 2.3.3-2 The degradation on mobility of pentacene TFTs with different pentacene deposition temperatures and device scales.

Chapter 3

Figure 3.3-1 The Fabrication Procedures of Pentacene TFTs with different contact materials and thicknesses of adhesion layer.

Figure 3.3.1-1 The I_d - V_g electrical characteristics of pentacene TFTs with different

thicknesses of adhesion layer, and the contact material is Au. The channel width/length of devices are (a) 75/50 $\mu\text{m}/\mu\text{m}$ and (b) 600/100 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.1-2 The I_d - V_g electrical characteristics of pentacene TFTs with different thicknesses of adhesion layer, and the contact material is Au. The channel width/length of devices are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.1-3 The I_d - V_g electrical characteristics of pentacene TFTs with different thicknesses of adhesion layer, and the contact material is Pd. The channel width/length of devices are (a) 75/50 $\mu\text{m}/\mu\text{m}$ and (b) 600/50 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.1-4 The I_d - V_g electrical characteristics of pentacene TFTs with different thicknesses of adhesion layer, and the contact material is Pd. The channel width/length of devices are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.2-1 The I_d - V_g electrical characteristics of pentacene TFTs with different contact materials, and the thickness of adhesion layer is 2.5 nm. The channel width/length of devices are (a) 75/50 $\mu\text{m}/\mu\text{m}$ and (b) 600/50 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.2-2 The I_d - V_g electrical characteristics of pentacene TFTs with different contact materials, and the thickness of adhesion layer is 2.5 nm. The channel width/length of devices are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.2-3 The AFM images of surface morphologies of (a) Pd and (b) Au.

Figure 3.3.2-4 The AFM images of surface morphologies of pentacene active layer deposited on (a) Pd and (b) Au.

Figure 3.3.3-1 The schema of cross section of HMDS surface treatment process, pentacene TFTs is fixed on top of the cover of vitric container.

Figure 3.3.3-2 The I_d - V_g electrical characteristics of pentacene TFTs with and without HMDS surface treatment. The channel width/length of devices are (a) 75/50 $\mu\text{m}/\mu\text{m}$ and (b) 600/50 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.3-3 The I_d - V_g electrical characteristics of pentacene TFTs with and without

HMDS surface treatment. The channel width/length of devices are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 3.3.3-4 The extractions of mobility of pentacene TFTs with different device scales and HMDS surface treatment or not.

Chapter 4

Figure 4.3-1 The schematic cross-section plots of fabrication procedure of a BC pentacene TFT possessing an MWCNT S/D.

Figure 4.3-2 The MWCNT growth recipe of T-CVD.

Figure 4.3.1-1 The Id-Vg electrical characteristics of pentacene TFTs with MWCNT S/D and different MWCNT growth times. The channel width/length of devices are (a) 75/50 $\mu\text{m}/\mu\text{m}$ and (b) 600/50 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.1-2 The Id-Vg electrical characteristics of pentacene TFTs with MWCNT S/D and different MWCNT growth times. The channel width/length of devices are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.1-3 The SEM images to observe the lengths of MWCNTs which are (a) 300nm and (b) 1 μm for 3-minute and 5-minute of growth times, respectively.

Figure 4.3.1-4 The SEM images of top view of MWCNT S/D which is at the junction of S/D and gate dielectric. The MWCNT growth times are (a) 3 minutes and (b) 5 minutes.

Figure 4.3.1-5 The SEM images of cross-section view of MWCNT S/D after pentacene deposition which is at the junction of S/D and gate dielectric. The MWCNT growth times are (a) 3 minutes and (b) 5 minutes.

Figure 4.3.1-6 The SEM images of cross-section view of MWCNT S/D after pentacene deposition. The MWCNT growth times are (a) 3 minutes and (b) 5 minutes.

Figure 4.3.1-7 The Id-Vg electrical characteristics of pentacene TFTs with MWCNT S/D and

different buffer layer thicknesses. The channel width/length of devices are (a) 75/50 $\mu\text{m}/\mu\text{m}$ and (b) 600/50 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.1-8 The I_d - V_g electrical characteristics of pentacene TFTs with MWCNT S/D and different buffer layer thicknesses. The channel width/length of devices are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.1-9 The R_{tot} -L diagram of pentacene TFTs with MWCNT S/D. The MWCNT growth times are (a) 3 minutes and (b) 5 minutes and thickness of Ti buffer layer is 10 nm.

Figure 4.3.2-1 The I_d - V_g characteristics of the OTFTs prepared with and without MWCNTs coverage on the S/D region. The channel width/length are (a) 600/100 and (b) 600/10 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.2-2 The I_d - V_g characteristics of the OTFTs prepared with and without MWCNTs coverage on the S/D region. The channel width/length are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.2-3 The AFM images to observe the morphologies of pentacene active layer on (a) S/D and (b) junction of S/D and gate dielectric.

Figure 4.3.3-1 The I_d - V_g characteristics of the OTFTs with MWCNT and Pd/Ti S/D, and the channel width/length are (a) 75/50 and (b) 600/50 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.3-2 The I_d - V_g characteristics of the OTFTs with MWCNT and Pd/Ti S/D, and the channel width/length are 26600/50 $\mu\text{m}/\mu\text{m}$.

Figure 4.3.3-3 The R_{tot} -L diagrams of pentacene TFTs with (a) MWCNT and (b) Pd/Ti S/D which pentacene deposition temperature is 90 °C.

Figure 4.3.3-4 The extractions of mobility of pentacene TFTs with different device scales and pentacene deposition temperatures which are RT and 90 °C.