

# Application of fluorine doped oxide (SiOF) spacers for improving reliability in low temperature polycrystalline thin film transistors

Li-Wei Feng<sup>a</sup>, Ting-Chang Chang<sup>b,\*</sup>, Po-Tsun Liu<sup>c</sup>, Chun-Hao Tu<sup>a</sup>, Yung-Chun Wu<sup>d</sup>,  
Che-Yu Yang<sup>a</sup>, Chun-Yen Chang<sup>a</sup>

<sup>a</sup> Institute of Electronics, National Chiao Tung University, Hsin-Chu, 300, Taiwan, ROC

<sup>b</sup> Department of Physics and Institute of Electro-Optical Engineering, Center for Nanoscience and Nanotechnology, National Sun Yat-sen University, 70 Lien-hai Road, Kaohsiung 804, Taiwan, ROC

<sup>c</sup> Department of Photonics and Display Institute, National Chiao Tung University, Hsin-Chu, 300, Taiwan, ROC

<sup>d</sup> Department of Engineering and System Science, National Tsing Hua University, Hsin-Chu, 300, Taiwan, ROC

Available online 19 September 2008

## Abstract

The novel process of self-aligned fluorine doped oxide (SiOF) spacers on low temperature poly-Si (LTPS) lightly doped drain (LDD) thin film transistors (TFTs) is proposed. A fluorine doped oxide spacers were provided to generate the lower dissociation Si–F bonds adjusted to the interface of the drain which is the largest lateral electric field region for lightly doped drain structure. The stronger Si–F bonds can reduce the bonds broken by impact ionization. It is found that the output characteristics of SiOF spacers TFTs show the superior immunity to kink effect. The degradations in  $V_{th}$  shifting, subthreshold slope, drain current and transconductance of SiOF spacers after DC stress are improved.

© 2008 Elsevier B.V. All rights reserved.

**Keywords:** Fluorine doped oxide (SiOF); Poly-Si; Thin film transistor (TFT); Lightly doped drain (LDD); Direct current (DC) stress

## 1. Introduction

The interest in low temperature polycrystalline silicon thin film transistors (LTPS-TFTs) has increased because of their wide applications on active matrix liquid crystal displays (AMLCDs) [1], organic light-emitting displays (OLEDs) [2], dynamic random access memories (DRAMs) [3], and static random access memories (SRAMs) [4]. This is because the field effect mobility in polycrystalline silicon is significantly higher (by two orders of magnitude) than that in amorphous silicon [5].

However, issue of poly-Si TFT is the main constraints toward the applications due to the granular structure of poly-Si which degrade performance and reliability. Moreover, a low process temperature, i.e. less than 600 °C, also produces

numerous defects at the poly-Si/SiO<sub>2</sub> interface and polysilicon boundaries. There are many investigations about the improvement of the poly-Si TFTs reliability. One of the approaches is the passivation of the grain boundary traps by incorporating hydrogen [6–8] or fluorine ion [9–13] in LTPS-TFTs. It is reported that the introduction of fluorine passivation method would provide the better reliability due to its stronger dissociation energy of Si–F bonds.

However, most of the investigations were reported by using fluorine implantation into gate poly-Si, and implantation into channel poly-Si. It needs an extra implantation, which may cause the implantation damage and shifts the threshold voltage. It is known that hot carrier degradation is caused by the energetic electrons generated by impact ionization near the drain of the channel region [14]. So we introduce the self-aligned fluorinated silica glass (FSG) spacer technique to generate the higher dissociation Si–F bonds that adjust to the interface of the drain which is the largest lateral electric field region for lightly doped drain structure. Therefore, this method can achieve the improvement of reliability without any

\* Corresponding author. Department of Physics and Institute of Electro-Optical Engineering, National Sun Yat-Sen University, 70 Lien-Hai Rd. Kaohsiung, 80424, Taiwan, ROC. Tel.: +886 7 5252000x3708; fax: +886 7 5253709.

E-mail address: [tcchang@mail.phys.nsysu.edu.tw](mailto:tcchang@mail.phys.nsysu.edu.tw) (T.-C. Chang).

additional process step for a conventional top-gate lightly doped drain (LDD) polysilicon TFT structure. This work also can analyze the relationship of reliability behaviors between the fluorine ions in the sidewall spacer region near drain side of channel and the defects formation under a DC bias stress.

## 2. Devices structure and fabrication

The fabrication of devices started by depositing a 50 nm undoped amorphous Si (a-Si) layer at 550 °C in a low-pressure chemical vapor deposition (LPCVD) system on Si wafers covered with a 500 nm thick thermal oxide layer. The a-Si layer was re-crystallized by solid-phase-crystallization (SPC) process in furnace at 600 °C for 24 h in a N<sub>2</sub> ambient. After patterning and etching the active region, the 50 nm thick SiO<sub>2</sub> (tetraethylorthosilicate) and the 200 nm thick poly-Si gate were both deposited by LPCVD system. After gate electrode formation, phosphorus ions at a dose of  $5 \times 10^{13} \text{ cm}^{-2}$  and an energy of 17 keV were implanted to form the lightly doped source/drain regions and wafers were subjected to a rapid thermal anneal (RTA) at 820 °C for 20 s for dopants activation. Then the wafer was loaded into a plasma enhanced chemical vapor deposition (PECVD) system using the mixture gases of CF<sub>4</sub> and TEOS at 300 °C to grow a 300 nm thick FSG on the exposed gate and source/drain regions. For comparison, wafer with conventional TFTs was also processed on the same run by deliberately depositing only the TEOS oxide without fluorine dopants. Then the FSG layers and the conventional TEOS oxide were anisotropically etched by RIE to form the sidewall spacer abutting the poly-Si gate without additional mask. Phosphorus ions at a dose of  $5 \times 10^{15} \text{ cm}^{-2}$  and an energy of 17 keV were implanted to form the n<sup>+</sup> gate, source/drain regions and were activated by RTA at 820 °C for 20 s also. The 500 nm thick TEOS oxide were deposited and patterned into the contact holes. The 500 nm thick aluminum (Al) layer was deposited by physical vapor deposition (PVD) and patterned to form metal pads. Finally, the finished devices were sintered at 400 °C for 30 min in an N<sub>2</sub> ambient. In this study, all devices investigated have channel length of 3 μm and width of 10 μm. The device




Fig. 1. FTIR spectra of FSG film and TEOS film between 2000 cm<sup>-1</sup> and 400 cm<sup>-1</sup>.




Fig. 2. Comparison of (a)  $I_{ds}$ - $V_{gs}$  characteristics of FSG spacer TFT and TEOS spacer TFT for  $V_{ds}=0.1$  V (inset is the schematic cross-section of the SiOF spacer TFT structure.) and (b) output characteristics for FSG spacer and TEOS spacer TFT,  $W/L=10 \mu\text{m}/3 \mu\text{m}$ ,  $V_g-V_{th}=0, 1, 2, 3, 4$  V.

cross-section was shown in the inset of Fig. 2. In this work, a DC stress ( $V_{gs}=15$  V,  $V_{ds}=30$  V) was applied for a maximum duration of  $10^4$  s to investigate the reliability behaviors.

## 3. Results and discussion

Fig. 1 shows the Fourier transform infrared (FTIR) spectra of undoped SiO<sub>2</sub> and FSG films between 400 cm<sup>-1</sup> and 2000 cm<sup>-1</sup>. The FTIR spectra were measured from an unpatterned wafer with undoped SiO<sub>2</sub> and FSG layer, respectively. The main peak of function group Si-F is around 930 cm<sup>-1</sup>. The signal of Si-F bonds is clearly observed in the FSG film.

Fig. 2(a) and (b) shows the comparison of transfers and output curves for poly-Si TFTs with TEOS and SiOF spacer, respectively. It is found that the  $I_{ds}$ - $V_{gs}$  characteristics for  $V_{ds}=0.1$  V of transistor with  $W=10 \mu\text{m}$  and  $L=3 \mu\text{m}$  in both types of poly-Si TFTs were nearly the same. This indicates that the introduction of FSG spacer in poly-Si TFT device does not degrade electrical performance. In  $I_{ds}$ - $V_{ds}$  characteristics for




Fig. 3. The degradation of drain current and transconductance by static stress in (a) TEOS spacer structure and (b) SiOF spacer structure under a DC stress ( $V_{gs}=15$  V,  $V_{ds}=30$  V).

$V_g - V_{th} = 0, 1, 2, 3, 4$  V, it is found that the kink effect occurs in both poly-Si TFTs. The kink effect attributed to channel avalanche multiplication occurred in the high fields near drain side is especially dramatic for n-channel devices, because of the higher impact-ionization rate of electrons [15]. However, the drain current in the saturation region of TEOS spacer TFT is increasing more seriously than SiOF spacer TFT, especially at high gate voltages. The suppression of kink effect for the poly-Si TFT with FSG spacers is more significant than the TEOS spacer poly-Si TFT due to the fluorine ions in the sideward spacer near drain side that strongly passivate the Si dangling bonds to avoid the occurrence of hot carriers.

Fig. 3(a) and (b) shows the different degradation behaviors of drain current and transconductance between TEOS and FSG spacer under static stress, respectively. For TEOS spacer, the curve of the transconductance decreases monotonically and

shows a parallel shift in the positive direction with the increase of the stress time. For FSG spacer,  $G_{m, \max}$  is initially increased and then it starts to decrease after 1000 s stressing, while remains unchanged for  $V_{gs} > 17$  V. The poly-Si TFT electrical parameters such as threshold voltage ( $V_{th}$ ), maximum transconductance ( $G_{m, \max}$ ), on current ( $I_{on}$ ), and subthreshold slope (SS) could depend on grain size and orientation, grain boundaries, and/or interface properties. The deep traps existing in grain boundaries have been demonstrated to affect mainly threshold voltage and much less  $G_{m, \max}$ . On the other hand, tail states from grain regions in the interface and/or from grain boundaries mainly contribute to the decrease of  $G_{m, \max}$  [16–17]. The subthreshold slope depends mainly on intra-grain traps distributed uniformly inside the poly-Si film and also on the deep interface states [18]. Therefore, it is obvious that depending on the nature of state generation during the stress, electrical parameters can provide




Fig. 4. Comparison of  $\Delta V_{th}$  behavior of FSG spacer TFT and TEOS spacer TFT measured at  $V_{ds}=0.1$  V under a DC stress ( $V_{gs}=15$  V,  $V_{ds}=30$  V).

useful information in order to clarify poly-Si TFTs degradation under stress conditions. Therefore, we can analyze the relationship between the fluorine ions in the sideward spacer near drain side and the defects formation under a DC bias stress by extracting the parameters of the devices as followed.

Fig. 4 shows the threshold voltage variations ( $\Delta V_{th}$ ) during stressing. In poly-Si TFTs, the method to determinate the threshold voltage is constant drain current method. The constant drain current normalized by the size [ $I_{normal}=I_{ds}/(W_{eff}/L_{eff})$ ] is specified as 100 nA for  $V_{ds}=0.1$  V. In contrast with the large  $V_{th}$  shift for the TEOS spacer TFT,  $V_{th}$  shift for the SiOF spacer TFT was smaller.  $V_{th}$  shift is strongly dependent on the deep trap states which originate from the dangling bonds creation in the grain boundaries of the sideward channel [19]. The degradation of TEOS spacer TFT is due to deep states generated in the grain boundaries and at the gate oxide/channel interface with stress duration by breaking the weak and/or strained Si–H, Si–O bonds and even the strong Si–Si bonds. However, for SiOF spacer TFT, the superior reliability is due to the passivation of dangling bonds by fluorine ions near drain side. Since the dissociation energy of Si–F bonds is about twice




Fig. 5. Comparison of  $\Delta S.S$  behavior of SiOF spacer TFT and TEOS spacer TFT measured at  $V_{ds}=0.1$  V under a DC stress ( $V_{gs}=15$  V,  $V_{ds}=30$  V).




Fig. 6. Comparison of  $\Delta G_m/G_m$  behavior of SiOF spacer TFT and TEOS spacer TFT measured at  $V_{ds}=0.1$  V under a DC stress ( $V_{gs}=15$  V,  $V_{ds}=30$  V).

of the Si–H bonds, Si–F is hardly broken by the stressing and thus generation of positive fixed charges in the gate oxide is suppressed. Moreover, the suppression of kink effect for the poly-Si TFT with FSG spacers also reduces the degree of degradation under the same stress condition.

Fig. 5 shows the comparison of the subthreshold slope variation  $\Delta S.S$  characteristics of TEOS spacer TFT and SiOF spacer TFT for  $V_d=0.1$  V where  $\Delta S.S=SS-SS_0$ ,  $SS_0$  is the initial subthreshold slope and  $SS$  is the subthreshold slope for each stress time. Initially, the  $\Delta S.S$  of SiOF spacer TFT is smaller than in the TEOS spacer TFT, but  $\Delta S.S$  is then rapidly degraded to approach the curve of TEOS spacer TFT after 6000 s. Stress induced subthreshold swing is also associated with the interface deep state generation, so less degradation in SiOF spacer TFT is due to its better interface property at spacer regions near drain. But when the Si–F bonds formed only under sidewall spacers were broken in long term stress, SiOF spacer TFT loses the advantage of stronger passivation.

Fig. 6 shows the degradation of the maximum transconductance defined as  $\Delta G_{m, max}/G_{m, max0}$ , where  $\Delta G_{m, max}=G_{m, max}-$




Fig. 7. Comparison of  $\Delta I_{on}$  behavior of SiOF spacer TFT and TEOS spacer TFT measured at  $V_{ds}=5$  V under a DC stress ( $V_{gs}=15$  V,  $V_{ds}=30$  V).



$G_{m, \max 0}$ ,  $G_{m, \max}$  is the initial transconductance and  $G_{m, \max}$  is the transconductance after stress. The more serious degradation of TEOS spacer TFT in  $G_m$  is found. This is because F atoms can terminate dangling bonds and replace weak bonds in the grain boundaries and SiO<sub>2</sub>/poly-Si interface and, thus, reduce the trap states in the poly-Si channel. As a result, the transconductance with SiOF spacers was degraded slower due to the decrease in the strain bonds by passivation of boundaries defects. Fig. 7 shows the degradation of on current measured in the saturation region for  $V_{ds}=5$  V. In practice, the maximum drain current was defined as the on current which was extracted at  $V_{gs}=20$  V. The more serious degradation of TEOS spacer TFT in  $I_{on}$  is found. This is due to the reducing of potential barrier in the channel by passivating the dangling bonds and traps in grain boundaries by fluorine ions.

#### 4. Conclusion

We have demonstrated the novel poly-Si TFT device with SiOF film as the spacers to enhance the electrical characteristics without any additional process step. The poly-Si TFT with SiOF spacers exhibits superior endurance against hot carrier effect, leading to improved electrical reliability and suppressed kink effect than the TFT with TEOS SiO<sub>2</sub> spacer due to fluorine passivation effect. In addition, the manufacturing processes are compatible with the conventional TFT process. This indicates our proposed poly-Si TFT with SiOF spacers is a promising technology for application in the TFT-LCDs.

#### Acknowledgments

This work was performed at the National Nano Device Laboratory and was supported by the National Science Council of the Republic of China under Contract Nos. NSC 96-2120-M-110-001, NSC 95-2221-E-009-296-MY2, NSC 96-2221-E-009-202-MY3, NSC 96-2112-M-110-013 and NSC-97-3114-M-110-001.

#### References

- [1] H. Oshima, S. Morozumi, IEDM Tech. Dig. 157 (1989).
- [2] M. Stewart, R.S. Howell, L. Pires, M.K. Hatalis, IEEE Trans. Electron Devices 48 (2001) 845.
- [3] H. Kuriyama, T. Okada, M. Ashida, O. Sakamoto, K. Yuzuriha, K. Tsutsumi, T. Nishimura, K. Anami, Y. Kohno, H. Miyoshi, Symp. on VLSI Tech. (1992) 38.
- [4] T. Yamanaka, T. Hashimoto, N. Hasegawa, T. Tanala, N. Hashimoto, A. Shimizu, N. Ohki, K. Ishibashi, K. Sasaki, T. Nishida, T. Mine, E. Takeda, T. Nagano, IEEE Trans. Electron Devices 42 (July 1995) 1305.
- [5] W.G. Hawkins, IEEE Trans. Electron Devices 33 (1986) 477.
- [6] T. Kamins, P.J. Marcoux, IEEE Electron Device Lett. 159–61 (1980).
- [7] A. Mimura, N. Konishi, K. Ono, J.I. Ohwada, Y. Hosokawa, Y.A. Ono, T. Suzuki, K. Miyata, H. Kawakami, IEEE Trans. Electron Devices 36 (1989) 351.
- [8] I.W. Wu, T.Y. Huang, W.B. Jackson, A.G. Lewis, A.C. Chiang, IEEE Electron Device Lett. (1991).
- [9] M. Shigeto, I. Takashi, M. Shigenobu, N. Hisayuki, I. Tsutomu, A. Motoi, T. Osamu, I. Yasuo, Ni. Tadashi, IEEE Trans. Electron Devices 42 (6) (1995) 372.
- [10] C.H. Tu, T.C. Chang, P.-T. Liu, C.-Y. Yang, H.-C.U. Liu, W.-R. Chen, Y.-C. Wu, C.-Y. Chang, IEEE Electron Device Lett. 27 (4) (2006) 262.
- [11] S. Maegawa, T. Jpposhi, S. Maeda, H. Nishimura, T. Ichiki, M. Ashida, O. Tanina, Y. Inoue, T. Nishimura, N. Tsubouchi, IEEE IEDM (1993) 93–41.
- [12] H.N. Chern, C.L. Lee, T.F. Lei, IEEE Trans. Electron Devices 41 (5) (MAY 1994).
- [13] S.D. Wan, T.Y. Chang, C.H. Chien, W.H. Lo, J.Y. Sang, J.W. Lee, T.F. Lei, IEEE Electron Device Lett. 26 (7) (JULY 2005) 467.
- [14] K.R. Hofmann, C. Werner, W. Weber, G. Dorda, IEEE Trans. Electron Devices 32 (1985) 691.
- [15] Y. Toyota, T. Shiba, M. Ohkura, IEEE Trans. Electron Devices 51 (6) (2004).
- [16] F.V. Farmakis, J. Brini, G. Kamarinos, C.T. Angelis, C.A. Dimitriadis, M. Miyasaka, T. Ouisse, Solid-State Electron. 44 (2000) 913.
- [17] G.A. Armstrong, S. Uppal, S.D. Brotherton, J.R. Ayres, IEEE Electron Device Lett. 18 (July 1997) 315.
- [18] K.M. Chang, Y.H. Chung, G.Mi. Lin, C.G. Denh, J.H. Lin, IEEE Electron, Device Lett. 22 (10) (October 2001) 475.
- [19] I.W. Wu, T.Y. Huang, Warren B. Jackson, Alan G. Lewis, Anne Chiang, IEEE Electron Device Lett. 12 (1991) 181.