1. You are Here：

Browsing by Author CHEN, JE

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 8 of 8
Issue DateTitleAuthor(s)
1994ALGEBRAIC DIVISION FOR MULTILEVEL LOGIC SYNTHESIS OF MULTIVALUED LOGIC-CIRCUITSWANG, HM; LEE, CL; CHEN, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
7-Dec-1989CIRCUIT EXAMPLE TO DEMONSTRATE THAT FAN-OUT STEMS OF PRIMARY INPUTS MUST BE CHECKPOINTSCHEN, JE; LEE, CL; SHEN, WZ; 交大名義發表; 電控工程研究所; National Chiao Tung University; Institute of Electrical and Control Engineering
1994COMPLETE TEST SET FOR MULTIPLE-VALUED LOGIC-NETWORKSWANG, HM; LEE, CL; CHEN, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jul-1995DISTRIBUTED FAULT SIMULATION FOR SEQUENTIAL-CIRCUITS BY PATTERN PARTITIONINGWU, WC; LEE, CL; CHEN, JE; LIN, WY; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jun-1993FAULT ANALYSIS ON (K+1)-VALUED PLA STRUCTURE LOGIC-CIRCUITSWANG, HM; LEE, CL; CHEN, JE; 交大名義發表; 電子物理學系; National Chiao Tung University; Department of Electrophysics
1-Sep-1995IDENTIFYING UNTESTABLE FAULTS IN SEQUENTIAL-CIRCUITSLIANG, HC; LEE, CL; CHEN, JE; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jun-1990MY-BOX REPRESENTATION FOR FAULTY CMOS CIRCUITSCHEN, JE; LEE, CL; SHEN, WZ; 交大名義發表; 電控工程研究所; National Chiao Tung University; Institute of Electrical and Control Engineering
1-Dec-1991SINGLE-FAULT FAULT-COLLAPSING ANALYSIS IN SEQUENTIAL LOGIC-CIRCUITSCHEN, JE; LEE, CL; SHEN, WZ; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
Showing results 1 to 8 of 8