Skip navigation
Browse
Items
Issue Date
Author
Title
Subject
Researchers
English
繁體
简体
You are Here:
National Chiao Tung University Institutional Repository
Browsing by Author CHEN, MJ
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 20 of 22
next >
Issue Date
Title
Author(s)
1-Jun-1993
ANALYTICAL DESIGN FORMULATION FOR MINORITY-CARRIER WELL-TYPE GUARD RINGS IN CMOS CIRCUITS
CHEN, MJ
;
HUANG, CY
;
TSENG, PN
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Feb-1995
BASE CURRENT REVERSAL PHENOMENON IN A CMOS COMPATIBLE HIGH-GAIN N-P-N GATED LATERAL BIPOLAR-TRANSISTOR
HUANG, TH
;
CHEN, MJ
;
電控工程研究所
;
Institute of Electrical and Control Engineering
1-Oct-1986
CORRELATIONS BETWEEN CMOS LATCH-UP CHARACTERISTICS AND SUBSTRATE STRUCTURE PARAMETERS
CHEN, MJ
;
WU, CY
;
交大名義發表
;
工學院
;
National Chiao Tung University
;
College of Engineering
1-Oct-1994
DESIGN-MODEL AND GUIDELINE FOR N-WELL GUARD RING IN EPITAXIAL CMOS
HUANG, CY
;
CHEN, MJ
;
電子工程學系及電子研究所
;
電控工程研究所
;
Department of Electronics Engineering and Institute of Electronics
;
Institute of Electrical and Control Engineering
1-May-1991
EFFECT OF BACK-GATE BIAS ON TUNNELING LEAKAGE IN A GATED P+-N DIODE
CHEN, MJ
;
交大名義發表
;
電控工程研究所
;
National Chiao Tung University
;
Institute of Electrical and Control Engineering
1-May-1986
AN EFFICIENT METHOD FOR CALCULATING THE DC TRIGGERING CURRENTS IN CMOS LATCH-UP
CHEN, MJ
;
WU, CY
;
交大名義發表
;
工學院
;
National Chiao Tung University
;
College of Engineering
1-Apr-1986
AN EFFICIENT TWO-DIMENSIONAL MODEL FOR CMOS LATCHUP ANALYSIS
CHEN, MJ
;
WU, CY
;
交大名義發表
;
工學院
;
National Chiao Tung University
;
College of Engineering
1-Jan-1995
EMPIRICAL MODELING FOR GATE-CONTROLLED COLLECTOR CURRENT OF LATERAL BIPOLAR-TRANSISTORS IN AN N-MOSFET STRUCTURE
HUANG, TH
;
CHEN, MJ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Jan-1995
FOWLER-NORDHEIM LIMITED BAND-TO-BAND TUNNELING (FNBB) FOR P-MOSFET GATE CURRENT IN A FLOATING BULK CONDITION
CHAO, KC
;
CHEN, MJ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Dec-1992
GATE AND DRAIN CURRENTS IN OFF-STATE BURIED-TYPE P-CHANNEL LDD MOSFETS
CHEN, MJ
;
CHAO, KC
;
HUANG, TH
;
TSAUR, JM
;
電控工程研究所
;
Institute of Electrical and Control Engineering
1-Apr-1986
A NEW ANALYTICAL 3-DIMENSIONAL MODEL FOR SUBSTRATE RESISTANCE IN CMOS LATCHUP STRUCTURES
CHEN, MJ
;
WU, CY
;
交大名義發表
;
工學院
;
National Chiao Tung University
;
College of Engineering
1985
A NEW METHOD FOR COMPUTER-AIDED OPTIMIZATION OF SOLAR-CELL STRUCTURES
CHEN, MJ
;
WU, CY
;
交大名義發表
;
電控工程研究所
;
National Chiao Tung University
;
Institute of Electrical and Control Engineering
1-May-1994
NEW OBSERVATION AND THE MODELING OF GATE AND DRAIN CURRENTS IN OFF-STATE P-MOSFETS
CHEN, MJ
;
CHAO, KC
;
CHEN, CH
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
3-Feb-1994
NEW OBSERVATION OF CHARGE INJECTION IN MOS ANALOG SWITCHES
CHEN, MJ
;
GU, YB
;
WU, T
;
HSU, PC
;
LIU, TH
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Sep-1991
NEW OBSERVATION OF GATE CURRENT IN OFF-STATE MOSFET
CHEN, MJ
;
交大名義發表
;
電子工程學系及電子研究所
;
National Chiao Tung University
;
Department of Electronics Engineering and Institute of Electronics
1-Apr-1987
A NEW STRUCTURE-ORIENTED MODEL FOR WELL RESISTANCE IN CMOS LATCHUP STRUCTURES
CHEN, MJ
;
SZE, SC
;
CHEN, HH
;
WU, CY
;
交大名義發表
;
工學院
;
National Chiao Tung University
;
College of Engineering
1-Feb-1992
PREVENTIVE STRUCTURAL-ANALYSIS OF DATA-FLOW DIAGRAMS
CHEN, MJ
;
CHUNG, CG
;
交大名義發表
;
資訊科學與工程研究所
;
National Chiao Tung University
;
Institute of Computer Science and Engineering
1-Jul-1991
RESTRUCTURING OPERATIONS FOR DATA-FLOW DIAGRAMS
CHEN, MJ
;
CHUNG, CG
;
交大名義發表
;
資訊科學與工程研究所
;
National Chiao Tung University
;
Institute of Computer Science and Engineering
1-Aug-1987
A SIMPLIFIED COMPUTER-ANALYSIS FOR NORMAL-WELL GUARD RING EFFICIENCY IN CMOS CIRCUITS
CHEN, MJ
;
WU, CY
;
交大名義發表
;
工學院
;
National Chiao Tung University
;
College of Engineering
1985
A STRUCTURE-ORIENTED MODEL FOR DETERMINING THE SUBSTRATE SPREADING RESISTANCE IN BULK CMOS LATCH-UP PATHS AND ITS APPLICATION IN HOLDING CURRENT PREDICTION
CHEN, MJ
;
WU, CY
;
交大名義發表
;
電控工程研究所
;
National Chiao Tung University
;
Institute of Electrical and Control Engineering