Skip navigation
Browse
Items
Issue Date
Author
Title
Subject
Researchers
English
繁體
简体
You are Here:
National Chiao Tung University Institutional Repository
Browsing by Author Dai, Chia-Tsen
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 10 of 10
Issue Date
Title
Author(s)
1-Feb-2018
Comparison Between High-Holding-Voltage SCR and Stacked Low-Voltage Devices for ESD Protection in High-Voltage Applications
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
May-2016
ESD Protection Design With Stacked High-Holding-Voltage SCR for High-Voltage Pins in a Battery-Monitoring IC
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2015
ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Pins of Battery-Monitoring IC
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2012
Failure Analysis on Gate-Driven ESD Clamp Circuit after TLP Stresses of Different Voltage Steps in a 16-V CMOS Process
Dai, Chia-Tsen
;
Chiu, Po-Yen
;
Ker, Ming-Dou
;
Tsai, Fu-Yi
;
Peng, Yan-Hua
;
Tsai, Chia-Ku
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Aug-2017
Investigation of Unexpected Latchup Path Between HV-LDMOS and LV-CMOS in a 0.25-mu m 60-V/5-V BCD Technology
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2013
Investigation on Safe Operating Area and ESD Robustness in a 60-V BCD Process with Different Deep P-Well Test Structures
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
六月-2016
Optimization of Guard Ring Structures to Improve Latchup Immunity in an 18 V DDDMOS Process
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2013
Self-Protected LDMOS Output Device with Embedded SCR to Improve ESD Robustness in 0.25-mu m 60-V BCD Process
Huang, Yu-Ching
;
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Jan-2014
Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications
Dai, Chia-Tsen
;
Ker, Ming-Dou
;
電機學院
;
College of Electrical and Computer Engineering
2012
高壓製程之靜電放電防護設計
戴嘉岑
;
Dai, Chia-Tsen
;
柯明道
;
Ker, Ming-Dou
;
電子研究所