1. You are Here：

Browsing by Author Lee, Ho-Pei

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 5 of 5
Issue DateTitleAuthor(s)
1-Jan-2018Interface Discrete Trap Induced Variability for Negative Capacitance FinFETsLee, Ho-Pei; Tseng, Kuei-Yang; Su, Pin; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jan-2017Investigation and Comparison of Design Space for Ultra-Thin-Body GeOI/SOI Negative Capacitance FETsLee, Ho-Pei; Yu, Chien-Lin; You, Wei-Xiang; Su, Pin; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Oct-2017Suppressed Fin-LER Induced Variability in Negative Capacitance FinFETsLee, Ho-Pei; Su, Pin; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jan-2017Suppressed Fin-LER Induced Variability in Negative Capacitance FinFETsLee, Ho-Pei; Su, Pio; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
2017鍺通道超薄絕緣層負電容金氧半場效電晶體之設計空間及負電容鰭狀電晶體之鰭邊緣粗糙引發之變異度分析李禾培; 蘇彬; Lee, Ho-Pei; Su, Pin; 電子研究所
Showing results 1 to 5 of 5