Skip navigation
Browse
Items
Issue Date
Author
Title
Subject
Researchers
English
繁體
简体
You are Here:
National Chiao Tung University Institutional Repository
Browsing by Author Liao, Po-Hsiang
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 6 of 6
Issue Date
Title
Author(s)
2016
Designer Ge Quantum-Dot Phototransistors for highly-integrated, broadband optical interconnects
Kuo, Ming-Hao
;
Chien, Chung-Yen
;
Liao, Po-Hsiang
;
Lai, Wei-Ting
;
Li, Pei-Wen
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2015
Gate-stack engineering for self-aligned Ge-gate/SiO2/SiGe-channel Insta-MOS devices
Lai, Wei-Ting
;
Yang, Kuo-Ching
;
Liao, Po-Hsiang
;
George, Thomas
;
Li, Pei-Wen
;
交大名義發表
;
National Chiao Tung University
11-Feb-2016
Gate-Stack Engineering for Self-Organized Ge-dot/SiO2/SiGe-Shell MOS Capacitors
Lai, Wei-Ting
;
Yang, Kuo-Ching
;
Liao, Po-Hsiang
;
George, Tom
;
Li, Pei-Wen
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Jan-2019
Self-Organized Ge Nanospherical Gate/SiO2/Si0.15Ge0.85-Nanosheet n-FETs Featuring High ON-OFF Drain Current Ratio
Liao, Po-Hsiang
;
Peng, Kang-Ping
;
Lin, Horng-Chih
;
George, Thomas
;
Li, Pei-Wen
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
19-May-2015
A Unique Approach to Generate Self-Aligned SiO2/Ge/SiO2/SiGe Gate-Stacking Heterostructures in a Single Fabrication Step
Lai, Wei-Ting
;
Yang, Kuo-Ching
;
Hsu, Ting-Chia
;
Liao, Po-Hsiang
;
George, Thomas
;
Li, Pei-Wen
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2015
應用區域成長法於膝關節電腦斷層影像中骨組織分割之研究
廖柏翔
;
Liao, Po-Hsiang
;
林昇甫
;
Lin, Sheng-Fuu
;
電控工程研究所