Skip navigation
Browse
Items
Issue Date
Author
Title
Subject
Researchers
English
繁體
简体
You are Here:
National Chiao Tung University Institutional Repository
Browsing by Author Peng, JJ
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 9 of 9
Issue Date
Title
Author(s)
1-Jan-2003
Active device under bond pad to save I/O layout for high-pin-count SOC
Ker, MD
;
Peng, JJ
;
Jiang, HC
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2001
Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's
Ker, MD
;
Jiang, HC
;
Peng, JJ
;
Shieh, TL
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2003
Electrostatic discharge implantation to improve machine-model ESD robustness of stacked NMOS in mixed-voltage I/O interface circuits
Ker, MD
;
Hsu, HC
;
Peng, JJ
;
電機學院
;
College of Electrical and Computer Engineering
1-Oct-2003
ESD implantation for subquarter-micron CMOS technology to enhance ESD robustness
Ker, MD
;
Hsu, HC
;
Peng, JJ
;
電機學院
;
College of Electrical and Computer Engineering
2002
Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution
Ker, MD
;
Peng, JJ
;
Jiang, HC
;
電機學院
;
College of Electrical and Computer Engineering
1-Jun-2002
Fully process-compatible layout design on bond pad to improve wire bond reliability in CMOS ICs
Ker, MD
;
Peng, JJ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2002
Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits
Peng, JJ
;
Ker, MD
;
Jiang, HC
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
15-Nov-2002
Novel implantation method to improve machine-model electrostatic discharge robustness of stacked N-channel metal-oxide semiconductors (NMOS) in sub-quarter-micron complementary metal-oxide semiconductors (CMOS) technology
Ker, MD
;
Hsu, HC
;
Peng, JJ
;
電機學院
;
College of Electrical and Computer Engineering
2003
Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOCIC's
Ker, MD
;
Peng, JJ
;
Jiang, HC
;
電機學院
;
College of Electrical and Computer Engineering