Skip navigation
Browse
Items
Issue Date
Author
Title
Subject
Researchers
English
繁體
简体
You are Here:
National Chiao Tung University Institutional Repository
Browsing by Author Shen, WZ
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 20 of 22
next >
Issue Date
Title
Author(s)
1-Aug-2000
ALTO: An iterative area/performance tradeoff algorithm for LUT-based FPGA technology mapping
Huang, JD
;
Jou, JY
;
Shen, WZ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1996
CB-Power: A hierarchical cell-based power characterization and estimation environment for static CMOS circuits
Shen, WZ
;
Lin, JY
;
Lu, JM
;
交大名義發表
;
電子工程學系及電子研究所
;
National Chiao Tung University
;
Department of Electronics Engineering and Institute of Electronics
1-Oct-1997
CB-power: A hierarchical power analysis and characterization environment of cell-based CMOS circuits
Shen, WZ
;
Lin, JY
;
Lu, JM
;
交大名義發表
;
電子工程學系及電子研究所
;
National Chiao Tung University
;
Department of Electronics Engineering and Institute of Electronics
1-Feb-1998
Combinative motion estimation algorithm and the corresponding architecture for complex motion phenomenon
Liu, PC
;
Chang, WT
;
Shen, WZ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1995
Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture
Huang, JD
;
Joy, JY
;
Shen, WZ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Jun-1996
Design and performance evaluation of a distributed knockout switch with input and output buffers
Cheng, YJ
;
Lee, TH
;
Shen, WZ
;
電子工程學系及電子研究所
;
電信工程研究所
;
Department of Electronics Engineering and Institute of Electronics
;
Institute of Communications Engineering
1-Jun-1996
Design and performance evaluation of a distributed knockout switch with input and output buffers
Cheng, YJ
;
Lee, TH
;
Shen, WZ
;
電子工程學系及電子研究所
;
電信工程研究所
;
Department of Electronics Engineering and Institute of Electronics
;
Institute of Communications Engineering
1-Aug-1998
Fault diagnosis of a distributed knockout switch
Cheng, YJ
;
Lee, TH
;
Shen, WZ
;
電子工程學系及電子研究所
;
電信工程研究所
;
Department of Electronics Engineering and Institute of Electronics
;
Institute of Communications Engineering
1-Apr-2003
Inductance modeling for on-chip interconnects
Tu, SW
;
Shen, WZ
;
Chang, YW
;
Chen, TC
;
Jou, JY
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
2002
Inductance modeling for on-chip interconnects
Tu, SW
;
Shen, WZ
;
Chang, YW
;
Chen, TC
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1996
An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping
Huang, JD
;
Jou, JY
;
Shen, WZ
;
交大名義發表
;
電子工程學系及電子研究所
;
National Chiao Tung University
;
Department of Electronics Engineering and Institute of Electronics
1-Nov-1997
Motion parameter estimation based on the block recursive algorithm with finite word length
Liu, PC
;
Chang, WT
;
Shen, WZ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Nov-1997
Motion parameter estimation based on the block recursive algorithm with finite word length
Liu, PC
;
Chang, WT
;
Shen, WZ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Dec-2000
A new method for constructing IP level power model based on power sensitivity
Huang, HL
;
Lin, JY
;
Shen, WZ
;
Jou, JY
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Dec-1998
On circuit clustering for area/delay tradeoff under capacity and pin constraints
Huang, JD
;
Jou, JY
;
Shen, WZ
;
Chuang, HH
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1997
A power modeling and characterization method for macrocells using structure information
Lin, JY
;
Shen, WZ
;
Jou, JY
;
交大名義發表
;
電子工程學系及電子研究所
;
National Chiao Tung University
;
Department of Electronics Engineering and Institute of Electronics
1996
A power modeling and characterization method for the CMOS standard cell library
Lin, JY
;
Shen, WZ
;
Jou, JY
;
交大名義發表
;
電子工程學系及電子研究所
;
National Chiao Tung University
;
Department of Electronics Engineering and Institute of Electronics
1-Feb-1998
Recursive minimum energy algorithm for image interpolation
Liu, PC
;
Chang, WT
;
Shen, WZ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Feb-1998
Recursive minimum energy algorithm for image interpolation
Liu, PC
;
Chang, WT
;
Shen, WZ
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics
1-Sep-1999
A structure-oriented power modeling technique for macrocells
Lin, JY
;
Shen, WZ
;
Jou, JY
;
電子工程學系及電子研究所
;
Department of Electronics Engineering and Institute of Electronics