Browsing by Author Wu, DY
Showing results 1 to 4 of 4
| Issue Date | Title | Author(s) |
| 2004 | Comparison of oxide breakdown progression in ultra-thin oxide SOI and bulk pMOSFETs | Chan, CT; Kuo, CH; Tang, CJ; Chen, MC; Wang, TH; Lu, SH; Hu, HC; Chen, TF; Yang, CK; Lee, MT; Wu, DY; Chen, JK; Chien, SC; Sun, SW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics |
| 2004 | Low leakage reliability characterization methodology for advanced CMOS with gate oxide in the 1nm range | Chung, SS; Feng, HJ; Hsieh, YS; Liu, A; Lin, WM; Chen, DF; Ho, JH; Huang, KT; Yang, CK; Cheng, O; Sheng, YC; Wu, DY; Shiau, WT; Chien, SC; Liao, K; Sun, SW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics |
| 2003 | Negative substrate bias enhanced breakdown hardness in ultra-thin oxide pMOSFETs | Wang, TH; Tsai, CW; Chen, MC; Chan, CT; Chiang, HK; Lu, SH; Hu, HC; Chen, TF; Yang, CK; Lee, MT; Wu, DY; Chen, JK; Chien, SC; Sun, SW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics |
| 2002 | A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12 similar to 16A) gate oxide | Chung, SS; Chen, SJ; Yang, CK; Cheng, SM; Lin, SH; Sheng, YC; Lin, HS; Hung, KT; Wu, DY; Yew, TR; Chien, SC; Liou, FT; Wen, F; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics |
