1. You are Here：

Browsing by Author Wu, GM

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 7 of 7
Issue DateTitleAuthor(s)
2000B*-trees: A new representation for non-slicing floorplansChang, YC; Chang, YW; Wu, GM; Wu, SW; 資訊工程學系; Department of Computer Science
1-Dec-2004A clustering- and probability-based approach for time-multiplexed FPGA partitioningWu, GM; Chao, MCT; Chang, YW; 交大名義發表; National Chiao Tung University
1-Oct-2001Generic ILP-based approaches for time-multiplexed FPGA partitioningWu, GM; Lin, JM; Chang, YW; 資訊工程學系; Department of Computer Science
1998Maximally routable switch matrices for FPD designWu, GM; Chang, YW; 資訊工程學系; Department of Computer Science
1-Nov-1998MPT-based branch-and-bound strategy for scheduling problem in high-level synthesisHsiao, PY; Wu, GM; Su, JY; 電機資訊學士班; Undergraduate Honors Program of Electrical Engineering and Computer Science
1-Oct-1999Quasi-universal switch matrices for FPD designWu, GM; Chang, YW; 資訊工程學系; Department of Computer Science
1-Feb-2004Universal switch blocks for three-dimensional FPGA designWu, GM; Shyu, M; Chang, YM; 資訊工程學系; Department of Computer Science
Showing results 1 to 7 of 7