Title: Bit error rate tester and pseudo random bit sequences generator thereof
Authors: Chen
Wei-Zen
Huang
Guan-Sheng
Issue Date: 3-Feb-2009
Abstract: A bit error rate tester and a pseudo random bit sequences (PRBS) generator thereof are provided. The bit error rate tester includes a transmitter PRBS generator, a master PRBS generator, a slave PRBS generator, a comparator, and a counting unit. The transmitter PRBS generator generates a parallel N-bit (N is an integer larger than 1) original PRBS, wherein an object to be tested receives the original PRBS and outputs a parallel N-bit code to be tested. The master and the slave PRBS generators generate a master and a slave parallel N-bit PRBS, respectively. The comparator receives, compares, and determines whether the code to be tested, the master and the slave PRBS are the same or not, and outputs a comparison result. The counting unit coupling to the comparator counts a number of bit errors based on the comparison result.
Gov't Doc #: H04B003/46
H04B017/00
H04Q001/20
G01R031/28
G06F011/00
URI: http://hdl.handle.net/11536/104755
Patent Country: USA
Patent Number: 07486725
Appears in Collections:Patents


Files in This Item:

  1. 07486725.pdf

If it is a zip file, please download the file and unzip it, then open index.html in a browser to view the full text content.