1. You are Here：

Browsing by Author Liang, BS

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 9 of 9
Issue DateTitleAuthor(s)
1997An area and time efficient adder for multiple additions with different word-lengthLiang, BS; Nieh, YC; Jen, CW; 交大名義發表; 電子工程學系及電子研究所; National Chiao Tung University; Department of Electronics Engineering and Institute of Electronics
1-May-2002Base model transmission for 3D graphics in a network environmentLiang, BS; Jen, CW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Aug-2000Computation-effective 3-D graphics rendering architecture for embedded multimedia systemLiang, BS; Jen, CW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-Jan-2000Computation-effective 3-D graphics rendering architecture for embedded multimedia systemLiang, BS; Jen, CW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1997Enacting a software development processChen, MF; Liang, BS; Lin, RJR; Wang, FJ; 交大名義發表; 資訊工程學系; National Chiao Tung University; Department of Computer Science
1995A hardware-efficient architecture for 3-D graphics processorLiang, BS; Nieh, YC; Niou, YP; Jen, CW; Chuang, G; 交大名義發表; 電子工程學系及電子研究所; National Chiao Tung University; Department of Electronics Engineering and Institute of Electronics
1-Sep-2002Index rendering: Hardware-efficient architecture for 3-D graphics in multimedia systemLiang, BS; Lee, YC; Yeh, WC; Jen, CW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
1-May-2000A project model for software developmentLiang, BS; Chen, JN; Wang, FJ; 資訊科學與工程研究所; Institute of Computer Science and Engineering
25-Oct-2001Speed up of rendering pipeline by deferred lighting and triple queue structureLiang, BS; Jen, CW; 電子工程學系及電子研究所; Department of Electronics Engineering and Institute of Electronics
Showing results 1 to 9 of 9