完整後設資料紀錄
DC 欄位語言
dc.contributor.author葉沐陽zh_TW
dc.contributor.authorMu-Young Yehen_US
dc.date.accessioned2017-10-06T06:22:47Z-
dc.date.available2017-10-06T06:22:47Z-
dc.date.issued1976-12en_US
dc.identifier.urihttp://hdl.handle.net/11536/137584-
dc.description.abstract平面移動排列(planar shifting array)型分時多工交換網路( time division multiplexed switching network)是1973 年R.S. Krupp 及 L.A.Tomko在 BSTJ發表的一種分時多工交換方式。它是利用時孔交換器(time slot interchanger)與並串轉換器(parallel-serial converter)來達成時空交換之目的。筆者應用該文的分時多工交換方式,用邏輯電路來設計此型交換網,並說明並串轉換器利用前級時孔交換器之電路略加擴展,即可包含並串轉換器之功用而不必另設並串轉換器。本文分三段、第一段說明平面移動排列型分時多工交換網路之結構,第二段敘述時孔交換器之設計,第三段敘述複合式時孔交換並串轉換器之設計。zh_TW
dc.description.abstractA switching network using planar shifting array was first published in BSTJ by R.S. Krupp and L.A.Tomko in 1973. They proposed a time division multiplexed switching network using TSI (time slot interchanger) and PS (parallel-serial converter) as building blocks. A design having cost advantage over the foregoing-mentioned technique is presented in this paper. Standard commercially available logic circuits are utilized to realize the TSI, PS and the entire switching network. It is noticed that in the present design the PS circuit is combined into the TSI circuit of the proceeding stage, thus reduces the number of parts needed and in turn decreases the cost.en_US
dc.language.isozh_TWen_US
dc.title平面移動掛列型態分時多工交換網路新線路設計zh_TW
dc.titleA Noval Circuit Design of Time Division Muitiplexed Switching Network of Planar Shifting Arrayen_US
dc.typeCampus Publicationsen_US
dc.identifier.journal交通大學學報zh_TW
dc.identifier.journalThe Journal of National Chiao Tung Universityen_US
dc.citation.volume2en_US
dc.citation.spage257en_US
dc.citation.epage=O57-1en_US
顯示於類別:交通大學學報


文件中的檔案:

  1. HT001308-27.pdf

若為 zip 檔案,請下載檔案解壓縮後,用瀏覽器開啟資料夾中的 index.html 瀏覽全文。